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ABSTRACT
Nowadays, the rapid development of system-on-chip (SoC) market introduces
tremendous complexity into the integrated circuit (IC) design. Meanwhile, the IC
fabrication process is scaling down to allow higher density of integration but makes
the chips more sensitive to the process-voltage-temperature (PVT) variations. A
successful IC product not only imposes great pressure on the IC designers, who have
to handle wider variations and enforce more design margins, but also challenges the
test procedure, leading to more check points and longer test time. To relax the
designers’ burden and reduce the cost of testing, it is valuable to make the IC chips
able to test and tune itself to some extent.
In this dissertation, a fully integrated in-situ design validation and optimization
(VO) hardware for analog circuits is proposed. It implements in-situ built-in self-
test (BIST) techniques for analog circuits. Based on the data collected from BIST,
the error between the measured and the desired performance of the target circuit is
evaluated using a cost function. A digital multi-dimensional optimization engine is
implemented to adaptively adjust the analog circuit parameters, seeking the mini-
mum value of the cost function and achieving the desired performance. To verify
this concept, study cases of a 2nd/4th active-RC band-pass filter (BPF) and a 2nd
order Gm-C BPF, as well as all BIST and optimization blocks, are adopted on-chip.
Apart from the VO system, several improved BIST techniques are also proposed
in this dissertation. A single-tone sinusoidal waveform generator based on a finite-
impulse-response (FIR) architecture, which utilizes an optimization algorithm to
enhance its spur free dynamic range (SFDR), is proposed. It achieves an SFDR of
59 to 70 dBc from 150 to 850 MHz after the optimization procedure. A low-distortion
ii
current-steering two-tone sinusoidal signal synthesizer based on a mixing-FIR archi-
tecture is also proposed. The two-tone synthesizer extends the FIR architecture to
two stages and implements an up-conversion mixer to generate the two tones, achiev-
ing better than -68 dBc IM3 below 480 MHz LO frequency without calibration.
Moreover, an on-chip RF receiver linearity BIST methodology for continuous-
and discrete-time hybrid baseband chain is proposed. The proposed receiver chain
implements a charge-domain FIR filter to notch the two excitation signals but expose
the third order intermodulation (IM3) tones. It simplifies the linearity measurement
procedure–using a power detector is enough to analyze the receiver’s linearity.
Finally, a low cost fully digital built-in analog tester for linear-time-invariant
(LTI) analog blocks is proposed. It adopts a time-to-digital converter (TDC) to
measure the delays corresponded to a ramp excitation signal and is able to estimate
the pole or zero locations of a low-pass LTI system.
iii
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1. INTRODUCTION
1.1 On-chip Analog Circuit Built-in Self-Test
Testing an analog integrated circuit (IC) is a traditional research topic accom-
panied with the analog IC design. However, it received less attention because the
resource limitation on the testing is much less than that on the circuit design. Tradi-
tionally, the testing of analog ICs is conducted by external instruments that is inher-
ited from testing the circuits with discrete components. This scheme can satisfy most
applications till recently. On the one hand, the rapid evolution of system-on-chip
(SoC) ICs introduces tremendous complexity, particularly the increased number of
integrated analog parts, into the ICs; and thus the corresponding cost of testing is
increasing. ITRS report [1] predicts that the test data volume of SoCs will exceed
that of the high performance microprocessors at around the year of 2019. On the
other hand, the development of built-in self-test (BIST) techniques have set up a
series of standard test procedure and methodology for digital circuits [2]. There-
fore, as concluded by [1], “Improvements in analog/mixed-signal DFT and BIST are
needed” (DFT – Design for Testability, BIST – Built-in Self-test) to reduce test time
and cost. Before proposing such improvements in this dissertation, let’s first examine
some popular BIST methods for analog/mixed-signal circuits beyond the simplest
DC test.
1.1.1 On-chip Spectrum Analyzer
As an alternative of the bulky external spectrum analyzer, researchers have at-
tempted to mimic the analyzer’s behavior on chip. A conventional architecture of
on-chip spectrum analyzer is demonstrated in Fig. 1.1. The frequency-variable sine-
wave generator generates a high quality sinusoidal waveform as the input excitation
1
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Figure 1.1: The architecture of an on-chip spectrum analyzer.
signal fed into the circuit-under-test (CUT). The output of the CUT is then filtered
by a band-pass filter (BPF) with a high Q factor. The amplitude of the BPF’s
output is picked by an analog-to-digital converter (ADC). By sweeping a range of
frequencies, the spectrum can be retrieved via a digital signal processor (DSP) con-
ducting Fast Fourier Transform (FFT). This architecture is first proposed in [3]. It
also proposed a switched-capacitor sinusoidal waveform generator utilizing the prin-
ciple of harmonic cancellation (HC) technique. [4] further improved this traditional
architecture. It first up-converts the excitation signal to a higher frequency band
and then down-converts the CUT’s output to the baseband. This method is able to
relax the speed constraint on the design of the spectrum analyzer, although more
complexity is introduced and calibration is needed. Further enhancement uses a
logarithmic amplifier [5][6] or a lockin amplifier [7] to replace the complicated ADC
circuit. Additionally, [8] proposed a Σ-∆ modulator to measure the amplitude and
DC level by simply counting the output sequence of the modulator. Although [8]
works only for the oscillation-based-test, [9] further extends the test scheme to an
on-chip spectrum analyzer. By using the coherent sampling with quadrature clocks.
This measurement scheme is insensitive to clock jitters thanks to the long count
time. Longer is the Σ-∆ sequence counting, higher is the measurement accuracy. Of
course, such long test time is also a disadvantage, plus the requirement of high-speed
over-sampling clock.
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1.1.2 On-chip Oscilloscope
Analog-to-digital converters (ADCs) is able to conduct the function of an on-chip
oscilloscope. However, they’re not intentionally designed for test purpose. Low over-
head low cost on-chip oscilloscope can be found in some previous research works on
the supply noise measurement. Supply noise measurement technique usually adopts
delayed sampling and autocorrelation to extend the bandwidth of the measurement
while keep a small footprint of the test circuitry [10][11].
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Figure 1.2: Delayed sampling mechanism.
The principle of the delayed sampling is illustrated in Fig. 1.2. Time-shifted
sampling clocks drive one or more comparators to sample the input signal Vin for a
3
fixed reference voltage Vref . By changing Vref , the whole waveform could be recon-
structed after several measurement cycles. Obviously, the delayed sampling cannot
finish the measurement in one time and thus it works only for periodical signal (e.g.
the supply noise in clock-driven digital systems). Autocorrelation is used to identify
such strongly repeated patterns [10]. [12] implemented a set of clocked comparators
to sample the supply noise with the time-shifted versions of sample signal, resulting
in an effective sampling rate of 20 Gbps. Then, by changing the reference voltage
step by step, the waveform could be reconstructed. [13] reduced the number of com-
parator to only one. Moreover, it expands the measurement to both of the supply
noise and the substrate noise, by using a PMOS-based differential sensor. [14] uses a
VCO as the converter and applies the sampled supply voltage directly to the VCO’s
supply. Moreover, it should be noted that, no extra excitation signal is needed for
the supply noise measurement. The disadvantage of the delayed sampling technique
is that the multiple time and reference steps lead to slow measurement speed.
1.1.3 Linearity Measurement In-situ
In order to evaluate the linearity of an analog circuit, several metrics can be
adopted, such as total harmonic distortion (THD), third-order intercept point (IP3),
third-order intermodulation (IM3), 1dB compression point (P1dB), etc. Fortunately,
any one of these metrics can be converted to the others [15]. Later in Section 4.2.2,
these linearity metrics will be analyzed.
In the instrumentation measurement, the THD are usually used for large signal
test at low frequency domain, while IP3 is used for RF/microwave circuits. The
former one can be simply read from the spectrum analyzer with a single-tone input
sine-wave, although the measurement of IP3 requires more effort, which takes two-
tone sinusoidal signals as the excitation and some graphical derivation, which will
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be elaborated in Section 5.5.2, is needed to obtain the exact intercept point.
As an on-chip alternative, [16] proposed a two-tone PLL to generate the required
excitation. Moreover, it is more difficult to design an ORA for the on-chip linearity
measurement.
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Figure 1.3: Principle of the IM3 measurement using two-tone excitation signals.
Fig. 1.3 shows the principle of the IM3 measurement which is popular among
on-chip solutions. Two-tone excitation (x(t)) signals at frequencies of ω0 ± 12ωS are
fed into the CUT, which generates the output signal y(t). The envelope of y(t) can
be derived via
r(t) =
∣∣∣∣2 ·B1 sin(12ωSt
)
+ 2 ·B2 sin
(3
2ωSt
)∣∣∣∣ (1.1)
where B1 is the fundamental magnitudes of y(t), and B2 is the third-order nonlinear
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components. r(t) turns out to be a periodical signal [17], whose Fourier series is
r(t) = b0 +
∞∑
k=1
bk cos (kωSt) (1.2)
We have b0 = 4/pi (B1 −B2/3) and
bk =
8
pi
(
B1(−1)k+1
4k2 − 1 +
3B2(−1)k
4k2 − 9
)
k = 1, 2, . . . (1.3)
Therefore, the IM3 component can be extracted by measuring any two bk. For
instance, b1 and b2 are selected,
B1 = 0.9204b1 − 1.2885b2 (1.4)
B2 = 0.1432b1 + 0.7159b2
Solving Eq. 1.4 can get the IM3 components of x(t), IM3 = B2/B1.
It should be noted that, on the one hand, bk is obtained from the spectrum of
r(t), which is a slow signal after the envelope detector. On the other hand, the
frequency spectrum can also be used to evaluate the THD of a circuit working at
the low frequency range. Therefore, it is possible to share some part of the linearity
ORA for both low frequency and RF/microwave circuits theoretically.
The amplitude of bk can be obtained in the frequency domain, although an in-
tensive computation of fast Fourier transform (FFT) should be implemented. Prior
research works focuses on reduce the complexity of digital FFT computation. For
two-tone test, [18] directly sampled the CUT’s output signal, and indicated the co-
herent sampling could be used to avoid spectrum leakage and simplify the design
of the FFT engine if the criteria fsampC = ∆f · NFFT/Ncycle is met, where fsampC
is the coherent sampling frequency, ∆f is the spacing between the two test tones,
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NFFT is the number of the FFT points, and Ncycle is the chosen number of cycles
of the input signal. [18] further simulated the impact on the computation accuracy
caused by limited bit-length and other non-ideality. It concludes that, the proposed
16-point FFT engine combined with a 10-bit ADC, could achieve IM3 extraction
error within 1.5dB for IM3 components ≤ 50 dBc. Moreover, the synthesized fully
digital 16-point FFT engine occupies around 0.073 mm2 in 45 nm CMOS technology.
Based on [18], [19] further optimized the FFT engine design. It implemented the
test architecture in Fig. 1.3 and sampled the output of the envelope detector. As
explained above, not all FFT outputs are needed to calculate IM3, and thus [19]
further removed the computational resources in the butterfly stages for computing
non-use FFT outputs. [19] synthesized a 512-point FFT engine, which takes only
0.036 mm2 in 0.13 µm CMOS technology.
This dissertation also focuses on the on-chip linearity test. An on-chip two-tone
sine-wave synthesizer is proposed in Section 4, and a low cost linearity evaluation
methodology is further proposed in Section 5 for hybrid baseband chain. A combina-
tion of these two proposals will allow designers to integrate the linearity testability
fully on-chip for analog circuits.
1.2 On-chip Analog Circuit Optimization
1.2.1 Analog Circuit As a Macromodel
Analog IC designers traditionally rely on device-level models to construct ana-
log systems from the bottom up. In order to counteract with the process-voltage-
temperature (PVT) variations and device aging, design centering [20] is emphasized
in most analog design procedures. However, due to the rapid scaling down of silicon-
based and other emerging technologies [21], such as FinFET, FD-SOI, SiGe, etc.,
the design complexity is increasing tremendously not only because of the wider dis-
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tribution of PVT variations [22], but also the more complicated transistor physical
behaviors. To accelerate the analog design procedure, macromodels with higher
level abstractions were developed in [23] to replace a group of trivial device models.
Later, [24] proposed a macromodel validation procedure via stimulating the circuit
and measuring its outcome; thus, it is not critical to know the detailed structure or
the operating principle of a circuit. In [25], a parameterized macromodel was fur-
ther proposed to predict the circuit behavior as a function of its design parameters,
leading to a tractable system-level synthesis process. From the perspective of macro-
model, designing a circuit is to find a combination of all design parameters that will
make the circuit achieve the desired performance.
1.2.2 Optimization Used for Analog Design
Optimization algorithms have been well researched such as the steepest descent
algorithm [26][27], the simulated annealing (SA) algorithm [28][29], the genetic al-
gorithm (GA) [30], the ant colony (AC) optimization [31] and the particle swarm
(PS) optimization [32]. Some other methods, such as the neural network [33] and
the support vector machines [34] were implemented to automatically predict the
macromodel of an analog circuit. Among all these algorithms, the SA belongs to the
category of meta-heuristic, which depends on the analog circuit’s behavior but not on
its analytic model. In other words, the meta-heuristic methodology is a model-free
approach.
The post-fabrication tuning of analog circuits receives increasing attention when
a cell array structure was implemented as in [35], which provided a possible way to
calibrate each analog component towards its design performance. A fully integrated
implementation was reported in [36] for matching the capacitor array in a pipeline
ADC, yet the proposed random search algorithm has limited efficiency in general.
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Later in [37], the complex tuning process of an RF circuit, guided by the gradient
search or genetic optimization, was executed by an external digital signal processor
(DSP). Furthermore, to make the built-in self-optimization method applicable to
general analog circuits, recent work [38] presented the use of a neural network as
an on-chip classifier which, however, requires an external training process and large
memory consumption.
The optimization algorithm has been well adopted to solve this type of design
problems. However, currently, this high-level macromodeling and synthesis only
works as auxiliary CAD tools for analog design.
1.2.3 Validation-Optimization System Architecture
The full concept of the self-contained model-free integrated validation-optimization
(VO) system is proposed in Fig. 1.4. The complete system consists of an analog self-
validation path and a digital optimization path. The self-validation path contains the
circuit under optimization (CUO) with k design variables, whose performance can be
changed by the k-dimension design vector v. Apart from the CUO, an excitation sig-
nal generator (ESG) and an output response analyzer (ORA) block are implemented
to stimulate the CUO and measure its behaviors. Generally, for different types of
CUO, the ESG can be designed to generate signals, such as DC, pulses, single- and
two-tone sinusoidal, ramp, etc. While for different output measurement types, ORA
can accomplish the measurement of DC level, frequency response (H(s)), transient
waveform (h(t)), linearity, noise, etc. The output of the ORA, which contains the
CUO’s performance metrics, is then digitalized by a quantization block and passed to
the optimization path. Note that the validation overhead for multiple CUOs is fixed.
In the all digital optimization path, a cost function, F (v), is used to evaluate the
error between the measured actual performance yactual and the desired performance
9
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Figure 1.4: On-chip validation-optimization system concept.
ydesired, where v is the vector of design variables. Integrating the optimization en-
gine on-chip is a significant challenge, because most algorithms require tremendous
computation and memory resources. A general optimization engine, which adopts
a combined algorithm based on simulated annealing [28] and sensitivity search [26],
is proposed to find the minimum value of F (v) by changing v, aiming at balancing
the searching efficiency, the algorithm complexity and the area overhead. The whole
digital optimization path is fully integrated on chip and can assist different analog
circuit types in real time.
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1.3 Organization
This dissertation is organized as follows. Section 2 introduces the details of the
proposed self-validation and optimization system using a digital multi-dimensional
optimization engine. The excitation sinusoidal signal synthesizer of the proposed sys-
tem is further elaborated in Section 3. Section 4 extends the sine-wave synthesizer to
generate two-tone signals for on-chip linearity test. The following Section 5 proposes
an on-chip RF receiver linearity built-in test methodology for hybrid baseband chain.
Furthermore, Section 6 proposes a low cost built-in analog tester with fully digital
input/output for linear-time-invariant (LTI) analog blocks. Finally, in Section 7, this
dissertation concludes all designs and discusses potential futures works.
11
2. IN-SITU EXCITATION SIGNAL GENERATOR, OUTPUT RESPONSE
ANALYZER AND STABILITY DETECTION
2.1 System Blocks and Circuit Implementation
2.1.1 Excitation Signal Generator (ESG)
2.1.1.1 ESG of the VO system
In the test using an external equipment, an arbitrary waveform generator (AWG),
such as a Keysight 33600A [39], is used to generate the excitation signal. Similarly,
the excitation signal generator (ESG) is introduced into the VO system proposed in
Fig. 1.4 to emulate the function of an AWG. The ESG design should first consider the
hardware overhead, because the ESG is used solely for test purpose. Some possible
ESG implementations are listed below,
• A static DC voltage or current bias can be implemented by a simple resistor-
string or current-steering digital-to-analog converter (DAC).
• Pulse or square waveforms can be obtained from a digital clock, an oscillator or
a frequency synthesizer [40]. This type of excitation signals is usually adopted
for the measurement of the time-domain response [41], the slew rate, etc.
• A ramp signal, or a triangular waveform, can be generated using a charge-
pump. It can be utilized for measuring the RC time constant [42]. Additionally,
Section 6 in this dissertation will introduce a ramp-based methodology for the
measurement of poles and zeros in a linear-time-invariant (LTI) system.
• The sinusoidal waveform is a widely adopted excitation signal in the test of
analog/RF circuits. A sine wave with a variable frequency is usually associated
with the characterization of the frequency response, such as the test shown in
[4]. The noise transfer function can also be characterized indirectly via the
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sinusoidal excitation [43]. Apart from the single-tone sinusoidal waveform,
two-tone signals are popular among the linearity tests, as described previously
in Section 1.1.3. In this dissertation, Section 3 and Section 4 will introduce
different implementations of sinusoidal ESGs and propose new low-cost highly
linear single-tone and two-tone generation techniques, respectively.
• The noise ESG can be a simple resistor. However, the fully integrated noise
test remains an unexplored area, because the direct noise test requires the mea-
surement circuit produces less noise than that of the circuit-under-optimization
(CUO). Such strict requirement may render the built-in solution expensive or
even not practical.
• Arbitrary waveforms can always be generated by a digital-to-analog converter.
Nevertheless, the harmonic cancellation technique analyzed in Section 3 has the
potential of synthesizing any signal more economically. This technique worths
a further research effort.
2.1.1.2 ESG design for study cases
The proposed ESG is a compact sine-wave generator using finite impulse response
(FIR) filter approach [44], which generates a high-linear sinusoidal waveform by
combining five square waves, P0 · · ·P4 . These five clocks have a voltage magnitude
ratio of 12 :
13
15 : 1 :
13
15 :
1
2 and are shifted by 0
◦, 30◦, 60◦, 90◦ and 120◦, so as
to cancel the 3rd, 5th, 7th and 9th harmonics of the output waveform VEXC . The
detailed computation of the magnitudes and the phase shifts will be further discussed
in Section 3. In addition, a 50% duty-cycle is applied to eliminate the even order
harmonics. Fig. 2.1 demonstrates the detailed ESG implementation. A frequency
synthesizer with a 1 MHz reference clock is constructed to output CLKHF , which is
able to sweep from 128 to 508 MHz. It is further divided by 12 to generate phases
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m4 AP4+
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DCR
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Figure 2.1: ESG schematic: an excitation sine-wave generator with harmonic can-
cellation technique.
φi at a frequency of fESG (10.7 to 42.3 MHz), which has a 30◦ phase shift between
each other. φ0 . . . φ4 and their complementary clocks φ6 . . . φ10 are used to align the
edges of the five designated clocks P0 · · ·P4 and achieve 50% duty-cycle differential
outputs. Note that φ5 and φ11 are not used. The following resistive network converts
P0 · · ·P4 to currents, which are summed at capacitor CS. CS is a capacitor array
with 4-bit control words, which is used to control the amplitude of VEXC . It should
be mentioned that, 12 :
13
15 : 1 :
13
15 :
1
2 is the magnitude ratios of current branches
when they’re summed on CS. To convert the voltage pulses, P0 . . . P4, to branch
currents, reciprocal ratio should be applied to the resistors, as shown in Fig. 2.1,
m0 : m1 : m2 : m3 : m4 = 2 : 1513 : 1 :
15
13 : 2.
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2.1.2 Output Response Analyzer (ORA) and Quantization Block
2.1.2.1 ORA of the VO system
The output response analyzer is an interface stage between the CUO’s output
and the quantization ADC block. It is not always necessary for all measurement
types. In some cases, the present of the ORA can help relax the design constraint of
the ADC.
• An ORA is not needed for DC measurement. The DC voltage/current can be
easily sampled by an low-speed low-power ADC.
• A direct sampling on the CUO’s output with a high sampling frequency is able
to retrieve |H(jω)| and 6 H(jω), which are the frequency-domain responses,
with the assistance of the Fast Fourier Transform (FFT). However, a high-
speed ADC design is a significant overhead if the ADC is only used for the test
purpose. In this circumstance, a down-conversion ORA can be adopted [4]. A
detailed design of this type of ORA will be discussed later in Section 2.1.2.2.
• Similar to the frequency-domain responses, the time-domain responses, h(t),
can use a delay line as the ORA. Its usage has been discussed in Section 1.1.2.
• Few papers have discussed the measurement circuit design for linearity test.
This dissertation will propose a linearity test methodology using a power de-
tector ORA in Section 4. The proposed power detector outputs a static DC
voltage and thus the ADC speed constraint can be relaxed.
• An external noise test is conducted by using a noise figure analyzer (NFA),
such as a Keysight N8973B [45]. During the test, noise generated by a resistive
noise source is fed into the CUO, and the NFA will sample and compare the
input and output noise to compute the noise figure. The major concern of
the noise test is that the noise produced by the measurement circuit should
15
be much less than that of the CUO, which makes the fully integration not
practical. However, alternative solutions of noise test exist, like measuring the
noise transfer function [43], measuring the noise induced timing uncertainty
[46], etc.
• Other electrical or physical parameters can also be collected by the VO system
(Fig. 1.4) to help optimize the CUO, such as the power, the temperature [47],
the stress [48], etc. Sensor techniques should be used for these parameters,
although this dissertation is not going to elaborate on this topic.
2.1.2.2 ORA design for the study cases
Vsam p+
Vsam p -
Ch
10-bit
SAR
ADC
CK
D
-
+
+
-
0 3
0
1
VEXC
VTAC
(from ESG)
(from TAC)
+
-
Data
Proc.
Od
Counter Clock 
Gen.
En
S S S,early
0
1
Ph
0
3
S
S
AS,early
S
Vcm
S
Self-mixing Sampler
Vsam p+
Vsam p-
VS-
VS+
VS
Figure 2.2: Schematic of the output response analyzer (ORA) and the quantization
block details.
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VS
Vsamp
Sample Hold
Figure 2.3: Simulated waveform of the proposed ORA
Fig. 2.2 shows the ORA, which is a down-conversion self-mixing sampler. Fig. 2.3
further demonstrates the simulated sample-and-hold behavior of the proposed ORA.
The channel selection signal, Ch, selects the CUO’s differential excitation input
VEXC or differential output VCUO to be sampled by an active sample-and-hold (S/H)
circuit. The non-overlapping sampling clocks φS,early and φS are derived from φ0 or
φ3, which has a 90◦ phase difference between each other and are selected by Ph.
φ0 or φ3 are from the ESG block. Therefore, the proposed S/H circuit acts as a
self-mixing mixer, down-converting the sampled periodic signal to a DC level Vsamp.
By switching Ph, the in-phase and quadrature (I/Q) detection technique [49] can
be used to retrieve the amplitude
√
I2 +Q2 and phase arctan (Q/I) of the sampled
signal, as shown in Fig. 2.4. A counter is further introduced to enable the sampling
clocks. Od = 0 will keep on generating clocks of N cycles, while Od = 1 outputs
N−1 cycles. On the one hand, multiple clock cycles guarantee Vsamp stable after the
17
CUO reconfiguration. On the other hand, different sampling cycles help to detect the
stability failure of the CUO, which will be discussed in Section 2.1.4. Moreover, the
proposed down-converting mechanism relaxes the speed constraint of the ADC. In
this design, a 100-kS/s power efficient 10-bit SAR ADC within a small footprint [50]
is adopted with a digital output D, which is handled by the data processing circuit
discussed next. And the details about the bootstrapped sampling switch refer to
Fig. 4.13, which will be discussed later in Section 4.
...
...
...
1 N-1=7 N=8
Od=0Od=1
0(Ph=0)
3(Ph=1)
I
Q
Q
I
Figure 2.4: I/Q measurement.
2.1.3 Frequency Response Measurement Procedure
Instead of the envelope detector adopted in [51], I/Q detection is used in this
design; hence, the amplitudes of the CUO input VEXC and CUO output VCUO are
calculated by a digital arithmetic circuit. The pipelined data processing block, shown
in Fig. 2.2, is described in detail in Fig. 2.5a. In order to reduce the complexity of
the digital circuit, the arithmetic unit is multiplexed and the register resources are
18
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Figure 2.5: Frequency response measurement procedure: (a) Gain computation data
flow and its (b) timing plot.
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reused. The temporal measurement procedure is depicted in Fig. 2.5b. The complete
measurement consists of multi-cycle ADC operations. In each cycle, the φS in the
ORA waits till the CUO is stable, and then samples the sinusoidal waveform at
the N -th or (N − 1)-th rising edge. N = 8 is chosen in this design for the CUO
settling. After the down-conversion is done, a CK pulse triggers the ADC to digitize
the DC level of Vsamp, outputing D. One ADC operation cycle takes about 13
µs. It is executed multiple times and D is accumulated in a selected register. A
combination of signals Ch, Ph, and Od defines the meaning of the measured values.
The sampled I/Q values of the output (Ch = 1) Io and Qo are stored in Reg0 and
Reg2, respectively. While for the input (Ch = 0), Ii and Qi are accumulated in
Reg1 and Reg3. After the accumulation, the data in the register is averaged. In
this design, I/Q values are accumulated eight times and then right-shifted by 3 bits.
Following the averaging computation, a CORDIC algorithm [52], is implemented to
retrieve the amplitude. The outputs of the CORDIC algorithm are the CUO input
and output amplitudes, Ai and Ao, and they reuse the spaces of Reg0 and Reg2.
Later, the gain (G) of the CUO can be produced by a bit serial divider.
The complete frequency response measurement contains the quantization and
magnitude gain computation ofG1 · · ·Gn at n frequency characteristic points f1 · · · fn.
Before the I/Q detection at each frequency, it takes about 70 µs to wait until the
frequency synthesizer is locked. Then, an oscillation/instability detection is carried
out. It will tell whether the CUO is “PASS” or “FAIL.” The measurement will stop
immediately if an oscillation or instability condition is detected. It should be noted
that, the offset of the ORA and the ADC must be corrected before any measurement.
Simply connecting the ORA’s input to the common mode voltage and running an
ADC operation cycle could obtain the digitized offset value DOFF . Later in all mea-
surement steps, DOFF but not 512 (for the 10-bit ADC) are used as the differential
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zero reference.
2.1.4 Stability Check Procedure
 > TH
Oscillation
 > TH
Unstable
S @ fESG
 < TH
Normal
CUO Settling
N-1 NN-2N-3N-4
Od = 1 Od = 0
CUO
VTAC
VEXC
@ fESG
Figure 2.6: Principle of the oscillation detection.
An early warning mechanism is adopted to detect the oscillation/instability state
of the CUO, as demonstrated in Fig. 2.6. This feature allows extreme designs while
keeping the circuit stable. If, for instance, the CUO is working in a normal condition
and is excited by a sinusoidal signal at a frequency of fESG, after the settling time,
the two samples at the N -th and (N − 1)-th rising edges of φS will lead to two
identical DC levels, whose difference is much smaller than a threshold value ∆TH .
To the contrary, the CUO may self-oscillate at a frequency different from fESG or
work in an unstable state. In these circumstances, two consecutive samples will lead
to a difference value bigger than ∆TH . The threshold is set to around 35 mV in this
design. Fig. 2.5b shows that the oscillation/instability detection procedure adds two
extra measurements of Iod and Qod, which reuse Reg0 and Reg2 for storage when
Od = 1.
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2.2 Optimization Procedure and Implementation
2.2.1 Cost Function Definition
As previously mentioned in Fig. 1.4, the cost (error) function F (v) is defined as
the difference between the actual performance yactual and the desired specification
ydesired,
F (v) =
m∑
i=1
αi ‖yactual,i − βi · ydesired,i‖si + P (2.1)
where v is the multi-dimensional design vector, m is the number of performance
data points, ‖·‖si represents the si-norm operation, αi is the i-th sizing factor of
the normalized term, βi is the i-th sizing factor of the desired specification, and P
is a penalty function. The penalty function can be used to penalize F (v) for some
performance that can not be quantified (e.g. stability). With the help of the stability
check procedure proposed in Section 2.1.4, (2.3) will demonstrate such an example.
When designing a cost function for a specific CUO, one important rule should be
followed. That is F (v) would achieve its minimal value F (vbest), ideally zero, if and
only if the desired specification is completely satisfied under the design vector vbest.
Consider a 2nd-order BPF frequency response as an example. An intuitive def-
inition of the cost function for matching the desired frequency response is the least
mean square (LMS) error. On the one hand, implementing such a cost function
in digital domain requires the computation of 2-norm, which means costly floating
point operations of square and square root. On the other hand, a detailed frequency
sweep is required to evaluate the shape of the frequency response, leading to long
measurement time. Noting that we only care about the minimum value of F (v),
absolute operation (1-norm), which consumes less computation resources, can be
used. And instead of fitting the whole frequency spectrum, a limited number of key
characteristic frequency points can be extracted, not only reducing the data amount
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but also accelerating the computing procedure. Therefore, a general cost function
FBPF (v) for frequency response matching is shown in Fig. 2.7. where Gi (a.k.a.
yactual,i) is the measured gain at the frequency of fi, gi (a.k.a. ydesired,i) is the desired
gain at fi, and P is a penalty term, which will be discussed later. Particularly, αi
is the coefficient of each absolute value term, and it can be used to emphasize some
specific frequency points. FBPF (v) has only addition and subtraction, reducing the
arithmetic operation complexity.
2.2.1.1 F (v) for a 2nd order biquad
In practice, we have to make some modification to the general FBPF (v). Con-
sidering that Q enhancement may boost the gain of the BPF while the gain is easy
to set by changing RK , the absolute gain matching can be relaxed. It can then be
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rewritten as
F2nd (v) = α1
∣∣∣Gi1 −√2Gb1∣∣∣+ α2 ∣∣∣Gi1 −√2Gb2∣∣∣
+α3 |Gb1 −Gb2|+ P2nd (2.2)
where the gains (G) at three frequency points, fb1, fb2 (“b” for the 3dB frequencies),
and the central frequency fi1 (“i” for “in-band”) are used. Note that Qa = fi1/(fb2−fb1).
In (2.2), the first two terms emphasize the 3dB roll-off, and the third term imposes
the symmetry on the transfer function. In the optimization theory, penalty func-
tion is a technique for transforming a constrained optimization problem into an
unconstrained one. Here the penalty term is derived from the oscillation/instability
detection criteria and the gain matching
P2nd =

∞ if unstable,
1−Gi1 if Gi1 < 1,
0 otherwise.
(2.3)
Experimental results in Section 2.5 show the feasibility of such a cost function.
2.2.1.2 F (v) for a 4th and higher order BPF
Similar to (2.2), we can further design the cost function for the 4th or higher
order. Apart from emphasizing the bandwidth and the symmetry, in-band flatness
and out-of-band suppression are also considered. The cost function can be written
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as
F4th (v) = α1
∣∣∣Gi3 −√2Gb1∣∣∣+ α2 ∣∣∣Gi1 −√2Gb2∣∣∣
+α3 |Gi1 −Gi2|+ α4 |Gi2 −Gi3|
+α5 |Gi1 −Gi3|+ P4th (2.4)
where the subscripts of G represent the frequency points. Among them, fi1, fi2 and
fi3 define the left the center, and the right corner of the BPF’s pass band, and fb1
and fb2 are the left and the right 3dB bandwidth frequencies. Each term in (2.4) can
further be emphasized by the weight αi. However, relying only on (2.4) may mislead
the optimization procedure to such a case where only one of the two biquads works,
and thus the response of the whole filter is exactly a 2nd order BPF. This unpractical
case is because (2.4) focuses on matching the in-band response but ignores the out-
of-band roll-off. To avoid such a dilemma, we should penalize the cost function if it
doesn’t behave as a 4th order filter
P4th = P2nd +

β1 (Go1 − go) if Go1 > go,
β2 (Go2 − go) if Go2 > go,
· · · · · · ,
(2.5)
whereGo1, Go2, · · · are out-of-band (annotated by “o”) characteristic frequency points,
and go is a threshold gain for the frequency response in the out-of-band region. If
the suppression is not enough (Go > go), F4th (v) will be penalized. This guarantees
the filter order matching.
To sum up, the design of the cost function is to select some characteristic fre-
quency points which may reflect key factors (f0, 3dB BW, in-band flatness, out-of-
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band roll-off, etc.) in the BPF design, and then combine them into a sum of errors
and penalties.
2.2.2 Combined meta-heuristic engine
Another key part of the optimization procedure is the digital meta-heuristic en-
gine. Its first approach was adopted in [53]. In this design, a hybrid algorithm
combining simulated annealing (SA) [29] and sensitivity search (SS) [27] is proposed
to improve multi-dimensional searching ability. Fig. 2.8 illustrates the full optimiza-
tion flow, which consists of MAX_SA iterations of SA and MAX_SS iterations
of SS. In addition, SS and SA are chosen because of their low computation com-
plexity and limited dependence on historical information, which means less memory
consumption in the hardware implementation.
The SA iteration starts just after the initialization step, after which the itera-
tion counter is reset. In Fig. 2.8, the gray block named “2-D variable selection”
within the simulated annealing section in Fig. 2.8, is utilized to decompose the
multi-dimensional problem into several two dimensional (2-D) problems. It groups
two variables in the design vector v to be changed by the optimization engine, while
the other variables remain fixed if the problem dimension k > 2. Such a grouping
pattern includes two variables out of k and is maintained during the next M SA
iterations. After that, a new grouping pattern is generated arbitrarily and kept for
another group of M SA iterations, and so on so forth. In this way, the dimension
of the large scale problem is reduced to two at the time, thereby limiting the com-
plexity of the optimization hardware implementation. To be more specific, in each
SA iteration, the two selected variables x1 and x2 of v are changed into x′1 and x′2,
where (x′1, x′2) = (x1, x2) + (a, b) and |a|+ |b| is defined equal to the temperature T .
The signs of a and b define the direction, and their magnitudes denote the step size.
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A new vector vnew is obtained in the candidate generation. Then, vnew is submitted
to CUO as design variables and substituted for the design vector v according to a
probability which is a function of F (v) change and T . Additionally, T is reset to
Tmax at the beginning of each 2-D variable selection, and decreases gradually after
every SA iteration. This process simulates the annealing in the physical world. In
other words, the random acceptance of vnew and the changing temperature T give
the algorithm a chance to escape the local minima and approach the global optima.
Although this means a better performance in searching global optima, SA shows a
slower convergence rate compared to the SS algorithm mentioned next. Following
the SA iterations, the sensitivity search starts to work on the basis of vbest found by
SA. Within every SS iteration, all the neighbors of v (for instance, four neighbors
in the 2-D problem, (x1 ± 1, x2) and (x1, x2 ± 1)), are evaluated and the one that
leads to the minimum cost is further checked against F (v). Only if F (vnew) <
F (v) will vnew be updated to v and a new round of searches start. Otherwise, the
algorithm terminates. In contrast to the SA algorithm, the stand-alone SS tends to
converge fast but it is prone to be trapped into local optima. However, by taking the
advantage of SA’s result, SS improves the performance of a fast and global optima
search. During the execution of SA and SS algorithms, the best design vector vbest is
updated by v whenever a smaller F (v) is available. Finally, when both algorithms
are done, vbest is applied to the CUO.
By employing SA as a global explorer and SS as a detailed explorer, the com-
bined approach reaches a balance between solution quality and search speed. This
combined algorithm is completely implemented in digital circuits. Moreover, the art
of the meta-heuristic engine design should be emphasized here – the same engine
can be reused for different cost functions, different design vectors and significantly
different CUOs.
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2.3 CUO Study Cases–Active Filters
To show the feasibility of the conceptual system proposed in Fig. 1.4, which
conducts a self-contained in-situ analog circuit design based on a black-box validation
and optimization, two study cases, an active-RC BPF with reduced GB values and
a Gm-C BPF are illustrated in this section. However, this system-level concept can
be further applied to any analog/RF circuit, and future works will address noise and
linearity constraints.
Traditionally, filter tuning techniques can achieve accurate response calibration
with low overhead hardware as in [42] and [54], or the master-slave approach [55].
Nevertheless, [42] and [54] assume ideal amplifier implementation, while [55] requires
a replica filter cell whose condition may be different from the original circuit due
to mismatches and PVT variations. Moreover, all these tuning methods handle
only a single design variable, such as the capacitance in [42], the resistor array in
[54], and the Gm in [55]. Different from these classical methods, the proposed VO
concept is based on a black box approach rather than a transistor-level model. It
first digitizes the input and output signals of the circuit under optimization (CUO)
in-situ, taking all non-ideality into consideration. Based on the measured data, the
error between the desired and actual circuit performance is computed using a cost
function, which combines and emphasizes different design specifications. Particularly,
instability detection is proposed as a penalty of the cost function. It is able to
keep the CUO stable and work under extreme conditions. An optimization engine
is further implemented to minimize the error (cost function), yielding the optimal
design parameters. Multiple independent parameters can be adjusted on demand
as needed. In the proposed filter study cases below where no assumption on ideal
amplifiers is made, several RC time constants of the active-RC biquad with small
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GBs and transconductance values of the Gm-C biquad are tuned respectively within
2-D or 4-D optimization. Furthermore, a digital-to-analog conversion is required
in the proposed approach at the expense of some silicon areas. This overhead can
be leveraged at the system level by reusing the same validation circuit for different
CUOs. In addition, the intensive digital implementation of the cost function and the
optimization engine will benefit from the area shrink in small-size IC technologies.
2.3.1 Non-ideal Active-RC Biquad
Biquadi(RK, RQ, R1, R2, I1, I2, C1, C2)Vi Vo
C1
C1
C2
C2
OP2Vi
Vo
Vo
RK
RK
RQ
RQ
R2
R2
R1
R1
I2 I1
OP1
Non-ideal
OpAmps
(A0, ωa)
Figure 2.9: Topology and design parameters of an active-RC BPF biquad.
Ideal OpAmps are usually assumed in the design of active-RC BPF, whose topol-
ogy is shown in Fig. 2.9. We can set the central frequency ω0 = 1/√R1R2C1C2 and the
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Figure 2.10: The actual Qa contour for (a) ideal Q0 = 4 (active-RC) and (b) ideal
Q0 = 16 (Gm-C, φE = ω0/BWO, where BWO is the bandwidth of the OTA).
nominal Q factor Q0 =
√
R2QC1
R1R2C2 . The BPF transfer function deviates from the ideal
case if the real OpAmp has limited DC gain A0 and bandwidth ωa. The actual Q
factor of a biquad [56] can be approximated as
Qa = Q0 ·
(
1 + 2Q0
A0
− 4Q0 · ω0
GB
)−1
(2.6)
where the gain-bandwidth product GB = A0 · ωa. The numerical simulation results
in Fig. 2.10a for Q0 = 4 show the contours of Qa for different A0 and normalized
GB/ω0. It should be noted that OpAmps with a relatively low DC gain but extended
GB [57] may degrade the actual Qa. To the contrary, if the GB is too small, Qa will
rise sharply and soon the circuit becomes unstable. Therefore, a proper GB should
be found to avoid instability or excessive power consumption. As a result, classical
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tuning methods, such as the one considering only passive components [42], or one
that assumes a good match between the actual and the theoretical phase shift [54],
are not applicable. Instead, the proposed black-box optimization solution can tackle
such a non-ideal case. It heuristically explores the CUO’s ability to meet the desired
performance at a proper cost; thus, it is possible to scale the power for different
performance requirements even if the amplifier is far from ideal.
In this design, OP1 and OP2 intentionally implement the Miller-compensated
two-stage OpAmps [58] with a low DC gain around 30 dB. Bias currents I1 and I2
are used to affect the OpAmps’ A0 and ωa. Moreover, resistor arrays (RK , RQ, R1,
and R2), and capacitor arrays (C1 and C2) are implemented as design variables. The
resistance value is defined as Rbase + KR · Ru, where KR is the 5-bit control word.
Similarly, the capacitor array adopts Cbase +KC ·Cu. Design values are summarized
in Table 2.1. Particularly, classical filter design usually sets all resistors proportional
to a fixed unit resistance [42]. In this design, Ru are different between RK , RQ and
R1, R2 so as to demonstrate the flexibility of the proposed optimization algorithm.
Section 2.5 will verify the design parameter flexibility meeting specifications and
trade-offs.
2.3.2 Non-ideal Gm-C Biquad
The Gm-C BPF transfer function is also complicated by non-ideal operational
transconductance amplifiers (OTA). Similar to (2.6), the actual Q factor [59] can be
described as
Qa = Q0 ·
[
1 + 2Q0
( 1
A0
− φE
)]−1
(2.7)
where A0 and φE are the finite DC gain and the excess phase introduced by the OTA,
while the nominal Q0 = gm2/gm1. The contour of (2.7) when Q0 = 16 is illustrated
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Figure 2.11: Schematic of the Gm-C biquad.
in Fig. 2.10b. As the OTA non-ideality leads to performance deviation and risk
of instability, a Gm-C biquad is also implemented as a study case. Folded-cascode
OTAs, which are shown in Fig. 2.11, are adopted with both the programmable dif-
ferential pair and the bias branches. On one hand, multiple folded differential pair
transistors are connected to or disconnected from the cascode branches, controlled by
the signal SIZE. This is equivalent to a tunable width for a single differential pair.
On the other hand, signal BIAS enables the cascode branches, which equivalently
changes the bias current. The combination of SIZE and BIAS results in a wide
programmable gm in the Gm-C biquad. Furthermore, programmable C1 and C2 are
implemented.
2.4 Precision Analysis
As mentioned above, self-validation technique is implemented to conduct mea-
surements of the circuit performance metrics, and then a cost function is calculated
based on these metrics. Fig. 2.12 demonstrates the abstraction of the signal path
from the ESG to the cost function. Because the cost function is used as the baseline
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for evaluating the circuit performance, it is necessary to analyze different factors
that impact the precision in each measurement/computation steps. To obtain the
systematic signal-to-noise ratio (SNRSY S), the measurement error (SNRMEAS) and
the digital computation error (SNRDIG) will be discussed individually.
2.4.1 Measurement Errors
ESG
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Blocks
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Figure 2.12: Abstracted model for the precision analysis.
The first error source of the self-validation path comes from the ESG. As the
excitation sinusoidal waveform is synthesized from square waves, its distortion will
contribute to the measurement error. However, measurement result (Fig. 2.13) shows
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SFDR > 37.4 dB
Figure 2.13: Measured SFDR of the excitation sine-wave at 24 MHz.
better than 37.4 dB spur free dynamic range (SFDR) is obtained by the ESG, leading
to less than 2% total harmonic distortion (THD). Although noise at all harmonics
will be folded back to the DC due to the self-mixing mechanism, the extra noise is
not dominant thanks to the high linearity.
Nevertheless, another path, the sampling clock φS in the PMQ block is the dom-
inant source of the measurement error, because of the clock jitter. As analyzed in
[60], the noise induced by PLL’s jitter in sampling could be evaluated as
SNRJ = −20 log
[
fin
fS
√∫ +∞
−∞
10L(f−fin)/10df
]
(2.8)
where fin is the frequency of the input sinusoidal waveform, and fS is the sampling
frequency. L(f) represents the single-side-band (SSB) phase noise of the sampling
clock generated by a PLL. About -83 dBc/Hz in-band phase is measured from the
PLL at 24 MHz fESG, and the loop BW of the PLL is set to 100 kHz. Thus, we
have a typical SNRJ = 28 dB, which is the major error source in the whole system.
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To reduce this jitter-induced noise, several steps could be taken into consideration.
The most effective way is to reduce the in-band phase noise of the PLL, which may
increase the power consumption of the charge pump and the phase frequency detector
(PFD). Reducing loop BW can also improve the SNRJ , however, larger area and
longer PLL locking time is the tradeoff. Additionally, digital averaging filter (X¯) is
a simple solution.
Following the down-conversion block, a 10-bit SAR ADC is implemented. As re-
ported in [50], the ADC’s effective number of bits (ENoB) is 9.2 bits, which represents
a signal-to-noise and distortion ratio SNDRADC = 57.1 dB. A digital averaging fil-
ter, X¯, is further adopted to accumulate and average the measured data, which is
previously illustrated in Fig. 2.5a. This averaging filter could improve the SNR by N
times, where N is the number of samples taken for generating one average number.
Consider a combination of the down-conversion S/H circuit, the SAR ADC and the
averaging filter, its SNR could be derived as
SNRMEAS = −10 log
(
10
−SNRJ
10 + 10
−SNDRADC
10
)
+ 10 logN (2.9)
Therefore, we have SNRMEAS = 37 dB for 8x averaging, while SNRMEAS = 40 dB
for 16x averaging.
2.4.2 Computational Error
As shown in Fig. 2.12, digital fixed-point computation procedures, which consist
of a gain computation stage (G) and a cost function (F (v)) evaluation block, are
implemented to process the ADC-measured data. The gain computation (G) is
introduced in the right part of Fig. 2.5a, including the CORDIC and the division.
For simplicity, the following analysis is based on Eq. 2.2.
Error occurs during these computation procedures. [61] introduces the fixed-
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point error analysis, which will be applied in the proposed design. Similar to the
definition in the analog block, the digital fixed-point error could also be presented
by the SNR, although it is slightly different. The fixed point error SNR is defined
as SNR = −10 log (Psignal/Perror), where Psignal is the signal power and Perror is the
noise power. Both of them could be further formulated as
Psignal =
1
n
n∑
i=1
Y 2i , Perror =
1
n
n∑
i=1
(
Yˆi − Yi
)2
(2.10)
In the equations above, uniform distributed input number is quantized, goes through
the fixed point computation process and then produces the fixed-point values Yˆi.
Correspondingly, the ideal numerical result, Yi, is obtained by applying Eq. 2.2.
It can be found in Fig. 2.5a, the gain computation is divided into several steps,
thereby SNRG is affected by the bit-width configurations among these steps. We
denote the ADC bit-width (which is also the bit-width of register Regi), CORDIC
and division modules as {IBA, FBA}, {IBC , FBC} and {IBD, FBD}, respectively.
IB represents the integer bit-width and FB is the fraction bit-width. For simplicity,
IB is assumed to be fixed. This assumption holds if the full scale of the ADC output
is normalized to 1, which means IBA = 0. Since the root of sum of squares process
accomplished by CORDIC module will at most enlarge the ADC measured-data by
√
2 times, thus we have IBC = 1. Moreover, IBD limits the maximum gain that can
be evaluated. Considering the relaxed gain constraint in Eq. 2.3, we set IBD = 2,
and thus a gain higher than four will be truncated. Therefore, the discussion below
focuses only on the fractional bit-width. In addition, simulation result shows that
FBC is not necessary to be larger than FBA, because wider FBC has low impact on
SNRG. Thus, in the fixed point simulation, FBA = FBC is assumed.
Fixed-point simulation of the gain computation stage is carried out in Matlab.
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Figure 2.14: Simulation results of the computational errors: (a) Simulated SNRG by
sweeping the ADC and the division fractional bit-width in the gain computation stage
and (b) simulated SNRF by sweeping the division and F (v) fractional bit-width in
the cost function computation stage.
By sweeping FBA from 5 to 10 and FBD from 1 to 8, Fig. 2.14a demonstrates
the change of SNRG, which benefits from the increasing bit-width of both FBA
and FBD. Furthermore, it could be found that, for a fixed FBA, the SNR may
saturate after some FBD. Selecting FBD at these corner points can help to avoid
over design of the divider module, which occupies much area in the digital circuit.
In the proposed design, FBA = 10 and FBD = 7 are implemented, leading to
SNRG = 44.9 dB.
SNRF is determined by the following F (v) stage. The input of F (v) inherits the
divider’s output from the gain computation stage. We further examine the bit-width
of the final output, {IBS, FBS}. On the one hand, IBS will be extended due to the
summation operation in F (v). However, because all the weights are constants, no
additional degree of freedom is introduced to the integer part. In other words, IBS
is still considered fixed. On the other hand, SNR is simulated by sweeping FBD and
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FBS from 1 to 8, and the plot is shown in Fig. 2.14b. Similarly, the corner position
could be found, where FBS = FBD roughly. FBD = FBS = 7 is chosen in the
proposed design, which achieves 50.4 dB SNRF . Additionally, it should be noted
that only the minimum value of F (v) matters for the optimization engine, and thus
we don’t need a full bit-width of F (v). In fact, only the eight least significant digits
are enough, making IBS = 1 and FBS = 7.
In short, the bit-width choices in the proposed design are {0,10}, {2,7}, {1,7}
for the ADC measured data, the division and F (v) outcome, respectively. Thus,
SNRDIG = 42.2 dB is obtained for the whole digital optimization path. It can be
found that SNRG is 6 dB lower than SNRF , which means the gain computation
stage dominates the digital performance. A further improvement could be made to
save the area overhead, although the proposed parameters are relatively optimal.
2.4.3 System Analysis
Finally, the performance of the whole VO system can be defined as
SNRSY S = −10 log
(
10
−SNRMEAS
10 + 10
−SNRDIG
10
)
(2.11)
Based on the proposed design parameters, the VO system could achieve 36 dB (8x
averaging) or 38 dB (16x averaging) total SNR. A summary of all system parameters
is listed in Table 2.1.
2.5 Experimental Results
The proposed validation-optimization system is fabricated in 0.18 μm standard
CMOS technology. Its die micrograph is demonstrated in Fig. 2.15. Analysis shows
it achieves a total of 36 dB system-level SNR, which is enough for the optimization
procedure. Moreover, a comparison is summarized in Table 2.2.
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Table 2.1: Summary of System Design Parameters
Excitation Signal Generator (ESG)
Reference Clock CLKREF 1 MHz
PLL Output Clock CLKHF 128 to 508 MHz
Sine-wave Frequency fESG 10.67 to 42.33 MHz
fESG Sweep Resolution 333 kHz
Output Response Analyzer (ORA)
Sampling Frequency fESG
CUO Settling Cycles (N) 7 or 8
Quantization Block
ADC Bitwidth 10
Quantization Averaging # 8
CORDIC Bitwidth 10
Division Bitwidth 9
System SNR (dB) 36
Circuit-under-optimization: Active-RC
RK , RQ 865 Ω +KR × 865 Ω
R1, R2 1.23 kΩ +KR × 445 Ω
C1, C2 50 fF +KC × 112 fF
2.5.1 2-D Problem: 2 Decision Variables
Fig. 2.16a shows the measured frequency response of an active-RC BPF biquad
using non-ideal OpAmp parameters on purpose. When the bias current (I1 and I2 in
Fig. 2.9) is reduced, f0 is shifted, and the Qa factor arises, see (2.6). A further power
decrement results in a distorted response curve, which may make the biquad unstable.
The oscillation/instability detection mechanism and the emphasis of symmetry in
F (v) definition can avoid these circumstances. By setting RK = RQ = X1 and R1 =
R2 = X2 in Fig. 2.9, and fixing C1 and C2, a sweep of the design vector v = (X1, X2)
leads to the 3D topography of F (v), which is illustrated in Fig. 2.16b. Darker
region indicates smaller values of F (v). Black spots represent the candidate design
vectors searched by the optimization engine, noting that around vbest = (20, 23),
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Figure 2.15: Chip die photograph of the proposed VO system. (CUO includes only
the active-RC BPF. The Gm-C version is almost the same size.)
intensive search is applied due to the sensitivity search algorithm. The contour of
F (v) is also illustrated in Fig. 2.16c, along with the optimal vbest. This value means
RK = RQ = 18.17 kΩ and R1 = R2 = 11.47 kΩ. Different from the brute-force full
sweep, the optimization engine works in a smarter way that tries a limited number of
solutions and concludes with the optimal value. Furthermore, this vbest is obtained
for the BPF design target f0 = 24 MHz, BW = 8 MHz, and when the biquad
consumes relatively large power, i.e. 2.1 mW. Simulation shows the OpAmps’ GB
to be around 1 GHz with this power. If we squeeze the power consumption by
reducing the OpAmps’ bias current, optimal matching is achieved at vbest = (14, 22)
for 0.9 mW biquad power (GB = 610 MHz), and vbest = (11, 19) for 0.6 mW (GB =
42
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450 MHz). The algorithm will fail to find vbest if the power is further reduced, which
indicates a total failure of the CUO. The successful hits of the matching are shown
in Fig. 2.16d for different power configurations, while providing less than 5% and
1.3% errors for the BW and f0. In addition, simulation results show that the input-
referred IP3 (IIP3) of one biquad changes from +29 dBm to +23 dBm due to the
power reduction. Another experiment is carried out with the fixed BW = 5 MHz
target. The desired central frequency f0 is shifted to 17.0, 24.6 and 36.3 MHz,
as demonstrated in Fig. 2.16e. For all cases, the optimization engine can find the
optimal design vectors that match the responses. The biquad power is also sized,
3.9 mW for f0 of 17.0 and 24.6 MHz, which corresponds to about 1.33 GHz GB of
OpAmps. But later it should be increased to 4.8 mW (1.41 GHz GB) and thus the
optimization engine could push f0 to 36.3 MHz. The identical VO system is also
applied to a Gm-C biquad CUO. Design variables X1 and X2 are used to control
gm1 and gm2 in Fig. 2.11 by switching variables BIAS and SIZE. The frequency
response matching result is shown in Fig. 2.16f for the target of 31 MHz f0 and 7
MHz BW . For different load capacitances C1, the power consumption can be sized
to obtain the correct response.
2.5.2 4-D Problem: Four Decision Variables
The optimization engine can further be applied to a 4-D problem, where two
active-RC biquads are cascaded. Define RK = RQ = X1 and R1 = R2 = X2 for
the first biquad stage, and RK = RQ = X3 and R1 = R2 = X4 for the second,
thus we have the new design vector v = (X1, X2, X3, X4). The 4-D cost function
(2.4) is currently implemented by an FPGA for the proof of concept, while the on-
chip optimization engine is reused. An example searching procedure is shown in
Fig. 2.17a. The value of F (v) is described by the size of the circle, where a larger
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Figure 2.17: 4-D optimization experimental results: (a) Optimization procedure of a
4th order Butterworth BPF (X1 = RK = RQ and X2 = R1 = R2 for the 1st biquad
stage, and X3 = RK = RQ and X4 = R1 = R2 for the 2nd biquad stage) and (b)
experimental response matching with power sizing (active-RC, 4th order).
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circle represents a smaller F (v) value. This procedure helps the optimization engine
find a Butterworth filter response for f0 = 20 MHz and BW = 7 MHz with a
total 4.2 mW power consumption. Meanwhile a higher power, 6.9 mW, can help the
engine find a solution for f0 = 26 MHz and BW = 6 MHz. The matched response
is demonstrated in Fig. 2.17b.
2.6 Conclusion
A proof of the self-contained validation-optimization (VO) system concept has
been presented. It makes the analog design robust against PVT variations, aging
effects and even lack of transistor models by implementing a digital optimization
engine as well as built-in self-validation circuits. The robust self-validation path con-
sists of a digital based sine-wave generator, and the output signal is also converted
to digital-domain. The proposed system illustrates that, not only the traditional
design variables (time constants, trans-conductance, etc.) but also the unconven-
tional design parameters, such as the GB of the OpAmp in active-RC biquads, can
be incorporated to yield power reduction while meeting the design specifications. To
conclude, the proposed VO system concept does not involve the internal operating
principle of the target circuit, and thus, the system is applicable to other types of
analog circuits, while the cost function should be redefined according to the perfor-
mance desired.
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3. HIGH-LINEARITY SINE-WAVE SYNTHESIZER ARCHITECTURE
BASED ON FIR FILTER APPROACH AND SFDR OPTIMIZATION ∗
3.1 Motivation
High-linear sinusoidal signal generation is critical in some scenarios of IC de-
sign, such as the mixed-signal circuit testing and the electrochemical impedance
spectroscopy (EIS) [62]. The test of a mixed-signal circuit relies on a sine-wave 
stimulation with variable frequency to measure the frequency response [51], examine 
the supply noise tolerance [43], evaluate an analog-to-digital converter (ADC) [63], 
or even characterize a whole RF receiver [64]. For the sine-wave generation, cur-
rent research works focus on the trade-off among spectral purity, bandwidth, area, 
and power efficiency. Currently, wide-bandwidth active filters and high-speed ADCs 
continue to meet the evolving demands for more powerful broadband communica-
tion systems. For example, a low-power 6th-order 240 MHz-to-500 MHz active-RC 
low-pass filter ( LPF) i s r eported i n [ 57], a nd a  1 0-bit 8 00 MHz CMOS ADC has 
been reported in [65]. This section will propose a high frequency compact sine-wave 
synthesizer solution which covers the sub-1 GHz frequency range and can work as a 
building block of the test architecture for emerging broadband circuits.
To generate a high-linearity sinusoidal waveform, the synthesizer should suppress
any higher order harmonics and ideally leave only the fundamental tone. A straight-
forward solution is to implement a high-order LPF or a high-selectivity bandpass
filter ( BPF) a s i llustrated i n F ig. 3 .1a. H owever, o n t he o ne h and, a  h igh order 
filter significantly increases the whole design complexity. For instance, [62] reports
∗Part of this chapter is reprinted from “150-850 MHz high-linearity sine-wave synthesizer 
architecture based on FIR filter approach and SFDR optimization” by C. Shi and E. Sanchez-
Sinencio, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, pp. 2227–
2237, copyright 2015 by IEEE.
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Figure 3.1: Architecture of the sine-wave synthesizers: (a) High-order BPF or LPF,
(b) basic harmonic cancellation synthesizer, and (c) direct digital synthesizer.
a sine-wave synthesizer implementing five operational amplifiers (OpAmps) to con-
struct a fifth order switched capacitor (SC) ladder filter. On the other hand, a low
order filter has limited attenuation on the close-in harmonics, such as second and the
third order harmonics. Therefore, harmonic cancellation (HC) techniques are pro-
posed to economically enhance linearity [43, 66, 67, 68, 69, 70, 71]. These techniques
are able to cancel some specific close-in harmonics by manipulating the phases and
amplitudes of multiple arbitrary periodic waveforms and adding them together. In
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practice, square-wave clock signals are chosen instead of arbitrary periodic waves,
because they’re fully compatible with digital circuits. As illustrated in Fig. 3.1b,
the HC sine-wave synthesizer mainly consists of a multiple clock signal generation
block, a summing network, and a low-order output filter.
The clock signal generation block produces multiple phases of the square wave-
forms φ0..M−1. There are basically two different schemes for this block. [66, 67, 68,
70, 71] use conditional clocks, which means each clock φi has a different phase and
duty-cycle. This conditional-clock-based scheme requires an auxiliary control logic,
like the delay lines in [67] or the counter/divider-based logic in [66], [68], [70] and
[71]. For the counter/divider-based approaches, it is inevitable to use a source clock
with much higher frequency than the desired sinusoidal frequency (fC > f0). Partic-
ularly in [66], a division ratio of 116 was adopted to generate a 10 MHz output from
a 1.16 GHz input. Such high input frequency prevents the output frequency from
being further raised. To the contrary, [43] and [69] implement another scheme–the
multi-phase clocks. Multi-phase clocks have the identical magnitude and the same
frequency (fC = f0) but different phases. Compared to the previous scheme, the
control logic is removed, and clock signals can be generated by a N -stage ring oscil-
lator (RO) or a delay locked loop (DLL). The M clocks φ0..M−1 are picked from the
N clocks (M ≤ N) generated in the RO or the DLL, which have equally-distributed
initial phases. This scheme is more suitable for high frequency application. The
synthesizer in [43] has pushed the output frequency to 220 MHz. In addition, [69]
analyzes HC conditions using 3 to 10 phases. It derived the amplitude for each phase
to achieve the best cancellation.
Following the clock signal generation block, the weighted summing network sizes
amplitudes of all generated clocks (α0..M−1 in Fig. 3.1b) and adds them together.
The sinusoidal oscillator in [67] adopts a digital-to-analog converter (DAC) as a
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multilevel hard limiter. It shapes the output waveform with multiple voltage lev-
els and outputs the summation result immediately. Different from [67], most other
approaches first convert voltage signals into the current domain or the charge do-
main and then conduct the summation. [68] and [71] adopt a charge adder using
SC circuits with different capacitance. Inverting amplifiers are implemented in [69]
and [70], sizing the amplitudes with different resistors and summing the currents.
However, the operation speed of these amplifier-based approaches will be limited by
the gain and bandwidth of the amplifier design. Furthermore, the synthesizer in [43]
uses current-steering architecture, which implements seven groups of current mir-
rors whose transistor sizes define the current amplitudes. [66] proposes a digitally
compatible solution–summing network with only inverters and resistors. These two
architectures have lower complexity and thus are more efficient for higher frequencies.
After the waveform summation, specific close-in harmonics are eliminated, but
the high order frequency components still exist and degrade the total distortion.
Only 45 dBc spur-free dynamic range (SFDR) is measured in [43] for a sine-wave
synthesizer without an output filter. Thus, it is necessary to use an output filter to
further smooth the waveform. [67] adopts a continuous-time BPF (CT-BPF), [68]
and [71] use SC-BPFs, and [70] implements a CT-LPF. These active filters are good
for preserving the wave swing and driving the following circuit stages. Nevertheless,
they also introduce additional distortion, power consumption and parasitic compo-
nents. The highest achievable output frequency is limited by the bandwidth of the
filter’s amplifiers. Furthermore, a passive filter can also be used as the output filter.
[66] has shown how a synthesizer with a third order passive RC LPF is able to achieve
the total harmonic distortion (THD) of -72 dBc for 10 MHz sinusoidal output. In
addition, the LC-VCO, which contains a passive LC BPF, is also considered to be a
good sine-wave generator, although the on-chip inductor occupies a tremendous area
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for low RF frequency below 1 GHz [40].
Direct digital frequency synthesizer (DDFS) is another powerful tool for sine-wave
synthesis as shown in Fig. 3.1c. It integrates a memory-based look-up table and a
DAC to store and build the sinusoidal waveform [72, 73, 74]. High linearity of the
output waveform can be achieved with high resolution DAC and precise sine-wave
encoding. However, huge hardware overhead and power consumption are the major
drawback, making it unsuitable for practical integrated applications.
This section proposes a high frequency fully digital sinusoidal wave synthesizer
which is competitive for the demanding scaling down of IC technology. Aiming at
150 to 850 MHz frequency range, the proposed compact architecture implements
a 5-phase 3-amplitude harmonic cancellation technique by implementing a multi-
phase clock generation block, a weighted resistor summing network, and a passive
low-pass output filter. The proposed circuit architecture can operate at low supply
voltage and is robust against the process-voltage-temperature (PVT) variations with
the help of an iterative SFDR optimization algorithm. This section is organized as
follows. The harmonic cancellation technique is discussed in Section 3.2, and the
circuit architecture is introduced in Section 3.3. Section 3.4 proposes the application
of the optimization algorithm. Section 3.5 shows the measurement results followed
by conclusions in Section 3.6.
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3.2 Harmonic Cancellation Technique
3.2.1 Waveform, Fourier Series and Harmonics
3.2.1.1 Fourier series
As well known [75], an arbitrary periodic waveform φ(t) can be presented as the
Fourier series,
φ(t) = A02 +
+∞∑
k=1
[Ak cos (kω0t) +Bk sin (kω0t)]
= A02 +
+∞∑
k=1
Ck sin (kω0t+ ϕk) (3.1)
where A0 is the DC component, ω0 is the fundamental angular frequency, and Ak
and Bk are the Fourier coefficients. In addition, we have Ck =
√
A2k +B2k and ϕk =
arctan(Ak/Bk). It means that any arbitrary periodic waveform is a combination
of multiple sine waves. These sine wave components are called harmonics. The k-
th order harmonic has an amplitude of Ck, a phase shift of ϕk and is located at a
frequency of kω0. Usually, the first harmonic (k = 1) is named as the fundamental.
For instance, a sawtooth waveform can be synthesized in such a way
φst(t) =
2
pi
∞∑
k=1
1
k
sin
[
kω0t+ (−1)k+1pi2 −
pi
2
]
(3.2)
where the number of terms goes infinite, Ck = 1k , and ϕk = (−1)k+1 pi2 − pi2 . For
simplicity, − sin(kω0t) is used in the equations below to represent a 180◦ phase
shift, and we use ω0 = 1. An ideal sawtooth waveform is approximated gradually
by increasing the number of harmonics k. Fig. 3.2 demonstrates the synthesized
waveforms using only one, three or five harmonics. Fig. 3.3 shows the corresponding
spectrums in the frequency domain, including that of the ideal sawtooth wave. It
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Figure 3.2: Sawtooth waveform with infinite and limited number of terms for (a)
k = 1, (b) k = 1 . . . 3, and (c) k = 1 . . . 5.
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Figure 3.3: Frequency spectrums for (a) y(t) of Fig. 3.3a, (b) y(t) of Fig. 3.3b, (c)
y(t) of Fig. 3.3c, and (d) an ideal sawtooth waveform.
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should be noted that, the spectrum contains only the absolute value of Ck, and thus
it cannot reveal the phase shift of each harmonic. In fact, both of the amplitudes and
phase shifts of the harmonics can be manipulated to construct a different waveform.
3.2.1.2 Sizing and Phase Shift of Harmonics
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Figure 3.4: Manipulating waveform shapes by (a) changing a harmonic amplitude or
(b) changing a harmonic phase shift.
By manipulating each harmonic, we can change the shape of the waveform. For
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example, if one harmonic of the sawtooth (3.2) is modified, the shape will become
different. Fig. 3.4a shows the change of one harmonic amplitude, while Fig. 3.4b
shows the change of one harmonic phase shift.
Moreover, a phase shift θ can also be applied to the arbitrary waveform,
φ(t+ θ
ω0
) = A02 +
+∞∑
k=1
Ck sin (kω0t+ ϕk + kθ) (3.3)
Because φ(t) is a periodic signal, a phase shift is equivalent to a time delay of θ
ω0
.
Using the sawtooth waveform as an example, after the phase shift, it becomes
φst(t+
θ
ω0
) =
∞∑
k=1
1
k
sin
[
kω0t+ (−1)k+1pi2 −
pi
2 + kθ
]
(3.4)
We can find that the phase shift θ of the waveform results in kθ phase shift on its
k-th order harmonic. Note that because φ(t) is a periodic signal, we have 0 ≤ θ < 2pi.
Waveform phase shift is so important that we can use it to strengthen or cancel some
harmonics when we combine multiple shifted arbitrary waveforms.
Here gives some examples of the harmonic manipulation. Considering the shifted
sawtooth waveform in (3.4), if we apply θ = pi, new waveforms can be generated from
addition and subtraction. Results are shown in Fig. 3.5. Particularly, the subtraction
gives
1
2
(
φst(t)− φst(t+ pi
ω0
)
)
=
∞∑
k=1
1
2k − 1 sin [(2k − 1)ω0t] = φsq(t) (3.5)
This is a square waveform and all of its even order harmonics are eliminated. Its
spectrum is illustrated in Fig. 3.6.
Additionally, it should be emphasized that, the frequency spectrum diagram does
not contain the phase information. For instance, φst (t) and φst
(
t+ pi
ω0
)
share the
same spectrum diagram, which is shown in Fig. 3.3, although their time-domain
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Figure 3.5: Manipulation of the sawtooth waveform.
waveform are different as illustrated in Fig. 3.5.
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Figure 3.6: Spectrum of the square waveform.
3.2.2 Principles of the Harmonic Cancellation
3.2.2.1 Definition
If we ignore A0 and combine multiple φ(t) waveforms from (3.1),
F (t) =
M−1∑
i=0
αiφ(t+
θi
ω0
)
=
+∞∑
k=1
Xk cos (kω0t) + Yk sin (kω0t) (3.6)
=
+∞∑
k=1
Dk sin (kω0t+ γk)
Xk =
M−1∑
i=0
αi [Ak cos (kθi) +Bk sin (kθi)] (3.7)
Yk =
M−1∑
i=0
αi [Bk cos (kθi)− Ak sin (kθi)] (3.8)
Dk =
√
X2k + Y 2k , γk = arctan(
Xk
Yk
) (3.9)
where αi are the magnitude sizing factors (note thatXk, Yk,Dk and γk are parameters
related to the combined waveform F (t), while Ak, Bk, Ck and ϕk belong to the single
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waveform φ(t) of (3.1)), and θi are the initial phase of the i-th single waveform. The
target of the harmonic cancellation is to make Xk = 0 and Yk = 0 (Dk = 0) for some
specific k or all k ≥ 2. Furthermore, we can find in (3.6) that there are two degrees
of freedom for waveform manipulation–αi and θi.
3.2.2.2 Design Methodology
Harmonic
Cancellation
Cancel All Harmonics
(Sine-wave Synthesis)
Strengthen Specific 
Harmonics
(Waveform Synthesis)
Limited i Limited i 
Figure 3.7: Categories of the harmonic cancellation implementations.
For different purposes, the harmonic cancellation implementations can be cate-
gorized as illustrated in Fig. 3.7.
There exists two different paths for designing the sine-wave synthesizer, emphasiz-
ing either αi (limited θi) or θi (limited αi). Implementing the harmonic cancellation
with limited θi is the main-stream method for synthesizing a sinusoidal waveform.
S. W. Park’s work [68] is an example of this method. As shown in Fig. 3.8, three de-
layed square waveforms are amplified and summed together to generate the output,
a quasi-sinusoidal waveform. Limited θi means that a fixed value T0/N is chosen as
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Figure 3.8: Sine-wave synthesis architecture proposed in S.W. Park’s paper.
the delay time (phase shift) for all delay units. Designers further rely on different
αi factors to achieve the desired harmonic cancellation. This architecture is equiv-
alent to a finite-impulse-response (FIR) filter. Later in Section 3.2.3, the intuitive
FIR approach and general design equations will be introduced. For limited θi, the
design complexity mainly comes from the different αi factors. Particularly, αi may
be a irrational number that is difficult to implement in hardware. Section 3.2.3 will
introduce the effort that can approximate the irrational number, and Section 4.2.3
will discuss a two-stage FIR architecture aiming at further reducing the complexity.
Compared to the limited θi method, limited αi design is more complicated because
each square-wave clock needs a fine tuning on its delay. M. M. Elsayed introduced
this type of harmonic cancellation in [66], and its main idea is shown in Fig. 3.9. All
αi are fixed to 1, and thus different delays are adopted. [66] further proposed a search
algorithm to find the proper delays to achieve the best cancellation. There’s not a
general equation for limited αi method. However, it is able to relax the constraint
on the hardware implementing αi.
One more step of the harmonic cancellation technique is to cancel or enforce ar-
bitrary harmonics. [76] demonstrated a digital harmonic synthesis block (DHSB),
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Figure 3.9: Sine-wave synthesis architecture with limited αi proposed in M.M. El-
sayed’s paper.
which extends the aforementioned limited αi concept to enforce a higher order har-
monic but cancel the fundamental tone. Nevertheless, the unwanted harmonics near
the desired one remain relatively high. [76] further adopts a LC BPF to purify the
output spectrum, leading to large hardware overhead. Therefore, enforcing desired
harmonic but eliminating unwanted harmonics with only operations of θi and αi is
still an open problem which worths further research effort.
3.2.3 Odd Order Cancellation FIR Filter Approach
As discussed above, φ(t) can be a square wave clock φsq(t). For this special
case, we can handle the even and the odd order harmonics separately. For the even
order harmonic cancellation, consider a square waveform with 50% duty cycle where
Ak = Bk = 0 for k = 2, 4, 6, ... In other words, it has only the odd order harmonic
components. However, impacted by the PVT variations, it is difficult to produce an
exact 50% duty cycle in a real circuit. A differential signal path, a phase-to-duty-
cycle converter and an optimization algorithm were adopted to further improve the
symmetry. All these techniques will be introduced later.
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Figure 3.10: Odd order harmonic filter design: (a) Equivalent architecture of the
FIR filter, (b) time-domain half-cosine pulse y(t), and (b) Fourier transform Y (ω) of
the half-cosine pulse.
For the odd order harmonic cancellation, a finite impulse response (FIR) ap-
proach was implemented. This research will show how the multi-phase clock signal
generation, which was discussed in the introduction (Section 3.1), can lead to a bet-
ter understanding of harmonic cancellation and duplicate the function of an FIR
filter. The FIR filter is a filter whose impulse response has finite duration. In an
FIR filter, the input signal is delayed for limited times. The output of each delay is
called a “tap”. The output of the filter is a sum of all taps multiplied by their tap
coefficients. For instance, as shown in Fig. 3.10a, “D” is a delay cell in the RO, it
can also be treated as a z−1 operator in the Z-domain. The weighted summing net-
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work is the same as the sum of weighted taps. In the N -stage RO whose oscillation
frequency is f0, each delay cell has a delay of (N · f0)−1. If we treat this filter as an
equivalent discrete-time (DT) filter, we can use the traditional DT-FIR filter design
method. In such an equivalent DT-FIR filter, all z−1 cells (D-flipflops) are driven by
the same sampling clock. To achieve the identical (N · f0)−1 delay in each cell, the
sampling frequency fs should be N · f0. Moreover, in Fig. 3.10a, assume φ[n] is the
input and F [n] is the output, where [n] is used to indicate the most recent sample,
[n− 1] presents the previous one, and so on. We have φ0 = φ[n], φ1 = φ1[n− 1], ... ,
φM−1 = φ0[n− (M − 1)]. The output sequence of this equivalent discrete-time FIR
filter is defined as
F [n] ∆=
M−1∑
i=0
αiφ[n− i] (3.10)
This is a (M − 1)-th order DT-FIR filter.
Let’s consider a time-domain half-cosine pulse (Fig. 3.10b)
y(t) =

cos (ω0t) − pi2ω0 ≤ t ≤ pi2ω0
0 otherwise
(3.11)
where ω0 = 2pif0. Its Fourier transform is
Y (ω) = F [y(t)] = 2
ω0
cos
(
pi
2
ω
ω0
)
1−
(
ω
ω0
)2 (3.12)
Eq. 3.12 represents a filter suppressing the odd order harmonics. Its frequency-
domain spectrum is shown in Fig. 3.10c, which has Y (ω) = 0 for all ω = ±3ω0,±5ω0, ...
One of the FIR filter design method, the impulse response truncation [77], was cho-
sen for this design. Traditionally, this method is not accurate as it simply truncates
the infinite impulse response of a desired transfer function. However, this is not the
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case for this design because the target response itself, a half-cosine pulse (Eq. 3.11),
is finite. Hence, the FIR filter does not suffer from inaccuracy in the truncation. To
design the FIR filter, sampling at the time-domain half-cosine pulse gives the FIR
tap coefficients.
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Figure 3.11: Odd order cancellation FIR filter design: (a) 2-tap coefficients, (b)
Yaliased(ω) for the 2-tap FIR filter, (c) 5-tap coefficients, and (d) Yaliased(ω) for the
5-tap FIR filter.
As demonstrated in Fig. 3.11a and Fig. 3.11c, the sampling frequency is fs
and we start sampling at t0 = −pi/2ω0. The advantage of this start time point is a
symmetric coefficients distribution, which reduces the number of different coefficients.
The sampling interval is ts = 2pi/Nω0 = T/N, where T = f−10 is the period of the output
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sine wave, and N is the number of delay stages in Fig. 3.10a. N is given by
N = 2(M + 1) (3.13)
where M is the number of FIR filter taps. Such a discrete sampling in the time
domain leads to the aliasing in the frequency domain. The aliased frequency response
of the FIR filter can be derived from Eq. 3.12,
Yaliased(ω) =
+∞∑
k=−∞
Y (ω − kNω0) (3.14)
Fig. 3.11b and Fig. 3.11d demonstrate Yaliased(ω) for a 2-tap and a 5-tap odd order
cancellation filter. The aliasing leads to some noncancellable odd order harmonics,
such as the fifth for M = 2 and the 11th for M = 5, assuming the even order
harmonics have been canceled by the 50% duty cycle. To mitigate the aliasing
problem, we can implement more taps to push the first noncancellable order farther
and adopt an output filter to attenuate it.
Table 3.1 summarizes the tap coefficients for the tap numbers from 2 to 7. In
this table, the maximum value is normalized to 1, and only 4 digits are retained for
the fractional part. More coefficients for Eq. 3.6 can be intuitively obtained from
Eq. 3.11 and Fig. 3.10a
αi = y ((i+ 1) ts + t0)
= cos
(
(i+ 1) pi
M + 1 −
pi
2
)
θi = i · 2pi
N
(3.15)
i = 0, 1, ...,M − 1
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The number of taps M directly determines the number of stages N in the RO/DLL.
Thus, trade-offs should be made between the number of delay stages, which indirectly
affects the output sine-wave frequency, and the odd order cancellation ability. In this
design, a 5-tap (M = 5) odd order cancellation FIR filter is adopted to demonstrate
the proposed HC technique. On the one hand, a 5-tap odd order cancellation FIR
filter suppresses third, fifth, seventh and ninth order close-in harmonics, while 50%
duty cycle kills the even orders. Moreover, given a square wave φ(t) in Eq. 3.1,
we have Ak = 0 for all k , Bk = 0 for even k and Bk = 4/kpi for odd k. Apply
Eq. 3.6 with the proposed coefficients to the square wave. It can be found that the
normalized magnitudes of higher order harmonics above the 10th is below 0.01 (-20
dBc). Simultaneously, with the help of a first order output filter and the first order
integration mechanism in the proposed weighted summing network, they further
yield at least -40 dB attenuation. Therefore, the total SFDR is expected to be
around 60 dBc or higher, which is comparable to the other state-of-the-art sine-wave
synthesizers. On the other hand, the 5-tap FIR filter has three different coefficients,
1/2,
√
3/2 and 1. Among them, only the
√
3/2 is irrational. However, we can find the
equivalent fractional number, 13/15 ≈ 0.86667, to be the approximate value. It is
only 0.064% larger than the original number. Hence, we can use the tap coefficients,
1/2, 13/15 and 1. Note that it is not necessary to use the absolute coefficient values.
Instead, maintaining the proportional relationships between coefficients is enough to
achieve the proposed harmonic cancellation.
3.3 Circuit Implementation
3.3.1 System Architecture
Fig. 3.12 shows the system architecture of the proposed sine-wave synthesizer. A
ring oscillator, a weighted resistor summing network, a programmable first order RC
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Figure 3.12: System architecture of the proposed synthesizer.
LPF and a buffer are integrated on-chip. A 6-stage differential current-controlled
ring oscillator (ICRO) produces square waveforms φ0..φ11. These generated clocks
are then fed into the weighted resistor summing network, where nonlinear waveforms
are summed together and specific harmonics are canceled. The following LPF further
smooths the output waveform, which is buffered and delivered as the sinusoidal signal.
Moreover, the on-chip analog path adopts differential blocks so as to suppress the
even order harmonics and reduces the sensitivity to the supply noise. The proposed
circuit blocks, plus a frequency synthesizer, which stabilizes the output frequency,
constructs a basic sine-wave generator, as shown in the blue dashed box in Fig. 3.12.
This on-chip generator has a medium harmonic suppression level and is qualified
for harmonic-insensitive tasks, such as plotting the filter’s frequency response [51] or
testing the supply noise tolerance [43].
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Although the HC technique is implemented on-chip, PVT variations may intro-
duce mismatches between clock phases and thus degrade the cancellation effect. To
compensate the errors, an external optimization loop is further proposed. As demon-
strated in the red dashed box in Fig. 3.12, this auxiliary loop contains an iterative
SFDR optimization engine and a spectrum analyzer, which is based on a DAC and
a DSP. By using the optimization loop to do a one-time optimization after the chip
fabrication, the linearity of the on-chip generator could be further improved. In
this case, the one-time optimization procedure should be executed for different out-
put frequencies, and a memory device is necessary to preserve the optimized control
words. Therefore, the on-chip sine-wave generator can be used for some applications
that have stricter linearity requirements, such as verifying an ADC [63]. In addition,
the optimization algorithm and its temperature stability will be analyzed later in
Section 3.4.
Furthermore, by permanently enabling the optimization loop, the proposed sine-
wave generator can work as a generic signal generator and achieve the best linearity
time to time. However, this configuration is not a fully integrated solution. The
on-chip spectrum analyzer requires further research effort. In this section, we mainly
focused on the implementation of shaded blocks in Fig. 3.12, including the core
generator circuits and the optimization engine.
3.3.2 Oscillator and Phase Shifter
The 12 clock signals φi(i = 0, 1, ..., 11) were generated by the ICRO, which is
demonstrated in Fig. 3.13. Ideally, these 12 clocks are identical square waves with
50% duty cycle except that a 30◦ phase difference exists between the rising edges
of every two adjacent clocks φi and φi+1. Nevertheless, PVT variations will impose
different phases and duty cycles on these clocks. Therefore, in the ICRO, each φi is
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Figure 3.13: Schematic of the ring oscillator and the phase shifter.
buffered and a digitally-controlled phase shifter was implemented as the clock buffer
load. The phase shifter is a binary-weighted MOS varactor array, terminated by
control signals Pi. By applying different Pi, the external optimization algorithm can
tune the rising time of each φi, and thus change the phase slightly. In this design,
each Pi is a 3-bit (j = 3) control word, and each phase shifter has a tuning range
from 0 to 20 ps. Finally, the 12 clocks were fed into a weighted resistor summing
network.
3.3.3 Weighted Resistor Summing Network
To implement the FIR approach (M = 5) described in Fig. 3.10a, a weighted
resistor summing network was adopted, which is illustrated in Fig. 3.14. The shifted
square wave φi with phase shift θi came from the ICRO, and each FIR tap was
made up of a switch block pair (SWi and SW ∗i ) and the following resistors. Tap
coefficients αi were defined by the resistance values. The summation operation was
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finally achieved by an integration capacitor CS. Additionally, all building blocks
were differential mode circuits.
In the circuit design, switch blocks were inserted to isolate the resistor summing
network from the ICRO’s output φi. As discussed in [66], if simple inverters are used
as buffers, they will suffer from the duty-cycle error because of the NMOS & PMOS
threshold voltage mismatch. Therefore, slightly different from the conceptual struc-
ture in Fig. 3.10a, not only the first five phases φ0..4, but also their complementary
phases φ6..10 were used. The inverter was replaced by a phase-to-duty-cycle (PDC)
converter. The PDC converter triggered the rising edge and the falling edge of the
output separately from clock pair φi and φi+6. For instance, Fig. 3.14 shows node
O is charged to the high voltage (rising edge) when φi became high and turned on
MP1. The charging path will later be cut off by MP2 when delayed φi,dly also be-
comes high. Similarly, φi+6 turns on MN1 and discharges the node O (falling edge),
and φi+6,dly stops the discharging. In this procedure, the proposed PDC converter
makes the duty cycle error, which is introduced by the unpredictable and uncontrol-
lable threshold voltage mismatch, compensable by tuning the phase shifts of φi and
φi+6. Particularly, the PDC delay time should be carefully designed because it limits
the highest PDC switching frequency, if it was not limited by the ring oscillator. On
the one hand, if the delay time is longer than (2f0)−1, both of the MP1-MP2 and
the MN1-MN2 paths may be turned on simultaneously, damaging the PDC behav-
ior. On the other hand, the delay time should be long enough to guarantee a full
charge/discharge of the node O. In the proposed design, a 500 ps delay is used.
Furthermore, a buffer stage was implemented to drive the resistor network. As ana-
lyzed in [66], the on-resistance mismatch of the CMOS inverter-transistors will also
impact the output waveform’s linearity. Particularly, for high frequency synthesizer,
this issue is severer, because the selected small resistance R in the resistor network
72
is comparable to the on-resistance of the CMOS inverter-transistors. To address this
issue, a cross-coupled inverter pair I2 was added to the buffer stage. I2 played the
role of a negative impedance in parallel with the on-resistance of I1, and thus reduced
the impact of the on-resistance to a certain extent [78].
Each switch block output a square wave with full swing on one terminal of each
resistor, converting the voltage signal to a current. Three different tap coefficients,1/2,
13/15 and 1, are proposed in Section 3.2. In order to achieve the cancellation, the
amount of currents flowing through the summing network should keep the same
proportional relationship as these coefficients. Thus, the relative resistance values
can be obtained from the reciprocal numbers of the coefficients–2R, 1513R and R, where
R is a unit resistance value. To further reduce the change of resistance values, R can
be replaced by a pair of 2R resistors in parallel, and 1513R is a 2R resistor in parallel
with a 3011R resistor. As a result, only two different resistance values, 2R and
30
11R,
are needed. Switch block pairs are used to drive the two parallel resistors separately
(SW1,2,3 and SW ∗1,2,3) or balance the clock buffer loads (SW0,4 and dummy SW ∗0,4).
Moreover, in the layout, the switches and the resistors are arranged as shown in Fig.
3.14 to improve the symmetry among different branches. In this design, we choose
2R = 7.5 KΩ, a 4-segment poly resistor. For each segment, the length is 4.4 µm and
the width is 700 nm. Another resistor is 3011R = 10.2 KΩ, whose segment length is
changed to 6 µm.
As shown in Fig. 3.14, weighted currents are summed together on the common
node of the resistor network and converted back to voltage through the integration
capacitor CS. On the one hand, we can treat the resistor network and CS as an
equivalent LPF. The CS value should be high enough to make the bandwidth of this
LPF much smaller than the output frequency, (2piRCS)−1 << f0 . Only in this way,
CS can actually perform the integration (summation) at f0. On the other hand,
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the swing of the output sinusoidal waveform is also controlled by CS. A larger CS
results in a smaller swing. Therefore, a wide-range programmable capacitor, CS, is
implemented, from 35 fF to 2.2 pF for a flexible selection of output frequency and
voltage swing.
3.3.4 LPF and Output Buffer
A first order passive-RC LPF was adopted after the weighted resistor summing
network. The bandwidth of this LPF is the same as the output sinusoidal frequency
f0 so as to suppress higher order harmonics. Furthermore, two PMOS source followers
were adopted as the output buffer to drive the external spectrum analyzer. A simple
common drain structure was used to avoid further linearity degradation.
3.3.5 Design Procedure
3.3.5.1 Ring oscillator
The detailed schematic of a delay cell in the ring oscillator (Fig. 3.13) is shown in
Fig. 3.15, where VBP and VBN is the bias voltage of the P/NMOS current mirror
transistors. The delay cell design follows this procedure,
1. The delay cell is equivalent to a amplifier. According to the Buckhausen crite-
rion, to obtain a stable oscillation, the amplifier’s gain should be larger than 0
dB at the oscillation frequency. Therefore, the gain-bandwidth product should
satisfy GBW ≥ 1 GHz, considering 1 GHz is the upper frequency limit with
some margin.
2. Set the current budget to 200 µA at 1 GHz for one delay cell from a 1.8 V
supply.
3. For the IBM 180 nm process, the mobility of an NMOSFET is µN = 490 cm2/V ·
s, and the mobility of a PMOSFET is µP = 98 cm2/V · s, which is ap-
proximately 1/4 of that of the NMOSFET. Moreover, NMOS has Cox,N =
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Figure 3.15: Schematic of the ring oscillator delay cell with the phase shifters.
SiO2/tox,N = 7.76 × 10−3 F/m2, and PMOS has Cox,P = SiO2/tox,P = 7.51 ×
10−3 F/m2.
4. For P1, IP1 = 12µPCox,P (VGS,P1−VTH,P )2 = 100 µA. Consider an overdrive volt-
age VGS,P1 − VTH,P = 0.2 V. Setting L = 0.6 for all current mirror transistors,
we can derive that (W/L)P1 = 68 = 40.8 µm/0.6 µm.
5. Similarly, we have IN1 = 12µNCox,N(VGS,N1 − VTH,N)2 = 200 µA, and thus
(W/L)N1 = 26 = 15.6 µm/0.6 µm.
6. Simulation shows that the parasitic capacitance seen from the drain of P1 is
around 40 fF. Thus, an estimated load capacitance CL is set to around 120 fF,
including the parasitic capacitance from the drain of P1, the gate of N1 in the
next delay cell and the gate of the output buffer.
7. The GBW satisfies GBW · 2pi = gm,N2/CL = 1 GHz. We have gm,N2 ≈ 7.54×
75
10−4Ω−1.
8. The size of N2 can be obtained from gm,N2 =
√
2µNCox,N(W/L)N2IP1 . As a
result, (W/L) ≈ 7.5 ≈ 2.7 µm/0.36 µm.
Using the parameters obtained above as a start point and executing iterative de-
sign optimization procedures, the final component parameters are shown in Fig. 3.15.
In addition, MOSFET varactors are adopted for the phase shifter, because relatively
small capacitance (maximum 5.8 fF for each unit) can be achieved. The correspond-
ing layout design is illustrated in Fig. 3.17. A simulation of the ring oscillator’s
output frequency versus the bias current is conducted and the result is plotted in
Fig. 3.16. It covers the desired frequency range from 150 to 850 MHz. The phase
shifter is also simulated. A different control code will apply a different delay on the
rising edge of the output square wave, as depicted in Fig. 3.18. The delay step is
about 2.25 ps.
Figure 3.16: Simulated oscillation frequency versus bias current.
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Figure 3.18: Simulated rising edge delay versus phase shifter control code.
3.3.5.2 Resistor summing network
The detailed layout design of the weighted resistor summing network of Fig. 3.14
is illustrated in Fig. 3.19. Partial common centroid layout is used to reduce the
mismatches between different resistor segments. It should be mentioned that, two
different resistor lengths are used, 4.4 µm and 5.9 µm, so as to achieve the two
different weights 2R and 3011R in Fig. 3.14. And one leg of resistor consists of total 4
segments as demonstrated in the figure.
3.3.5.3 PDC switch
The design procedure of PDC switches shown in Fig. 3.14 is described below
1. Build the PDC switch array as shown in Fig. 3.14, using the minimum W/L
for all transistors.
2. Connect the PDC switch array with the resistor summing networking and the
ring oscillator (Fig. 3.13).
3. Simulate the quasi-sinusoidal waveform generated by the proposed synthesizer
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and evaluate its SFDR.
4. Increase the width of the N/PMOS transistors in the buffer stage (I1 and I2)
and the phase-to-duty-cycle converter (MN1, MN2, MP1 and MP2) until the
simulated linearity of the output signal meets the target, SFDR < −60 dBc at
f0 = 500 MHz.
It should be mentioned that the sizing procedure of step 4 should follow the
optimal inverter chain sizing factor [79],
1
2
(
W
L
)
MN1
:
(
W
L
)
NMOS−of−I1
= 1 : 2.7 (3.16)
This ratio is also applied to PMOS transistors. Furthermore, the layout of the PDC
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switches and the resistor summing network is shown in Fig. 3.20. PDC switch pairs
(SWi) are indicated.
3.4 Iterative SFDR Optimization
3.4.1 Error Analysis
Section 3.3 introduces the synthesizer implementation. Particularly, a PDC con-
verter was implemented to make the duty cycle of the clocks controlled by the phases.
Therefore, this design reduces the number of error sources to two, the phase (time)
error and the amplitude error, compared to the three sources in [66]. The phase
error is defined as ∆θi for the i-th phase generated in the clock generation block,
which is caused by uneven delay stages in the RO or the DLL. The amplitude er-
ror is expressed as ∆αi for each FIR filter tap. The amplitude error is attributed
to the nonuniform resistance values in the summing network imposed by the PVT
variations.
Consider the complementary clock phases, θi and θi+N2 , the shifted clock signal
φi (t) can be generated by the switch pair introduced above. Its normalized form
si(θ)|θ=ω0t without the DC component is
si (θ) =

1 θi + ∆θi + 2kpi ≤ θ ≤ θi+N2 + ∆θi+N2 + 2kpi
−1 otherwise
(3.17)
Noting that θi+N2 = θi + pi, the Fourier coefficients of the i-th clock φi(t) can be
derived as
Ak,i =
1
pi
∫ 2pi
0
s(θ) cos (kθ) dθ (3.18)
= − 2
kpi
[Ck,i sin (kθi) +Dk,i cos (kθi)]
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Bk,i =
1
pi
∫ 2pi
0
s(θ) sin (kθ) dθ (3.19)
= 2
kpi
[Ck,i cos (kθi)−Dk,i sin (kθi)]
where
Ck,i = cos (k ·∆θi)− (−1)k cos
(
k ·∆θi+N2
)
(3.20)
Dk,i = sin (k ·∆θi)− (−1)k sin
(
k ·∆θi+N2
)
(3.21)
Here, φi (t) is equivalent to φ (t+ θi) for Eq. 3.6. Now, we can rewrite Eq. 3.7 and
Eq. 3.8 as
Xk = − 2
kpi
M−1∑
i=0
(αi + ∆αi) [Ck,i sin (kθi) +Dk,i cos (kθi)] (3.22)
Yk =
2
kpi
M−1∑
i=0
(αi + ∆αi) [Ck,i cos (kθi)−Dk,i sin (kθi)] (3.23)
Consequently, the combined waveform F (t) in Eq. 3.6 is a function of both the
magnitude error ∆αi and the phase error ∆θi. The i-th order harmonic distortion is
defined as
HDk = 20 log
H(k)
H(1) ·
√
X2k + Y 2k√
X21 + Y 21
 (k = 2, 3, 4, ...) (3.24)
where H(k) is the attenuation introduced to the k-th order harmonic by the output
filter. Furthermore, we can take the non-linearity of the output buffer into consid-
eration. The output waveform of the buffer, which accepts F (t) as its input, can be
expressed as,
F ′ (t) =
m∑
i=1
bi [F (t)]i (3.25)
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where coefficients b1, b2, · · · , bm model the source follower’s non-linearity (up to the
m-th order). The final expression of the i-th order harmonic distortion is complicated.
However, it’s still a function of ∆αi and ∆θi. It was determined that there exists
a set of ∆θi which minimizes each HDk, and thus, achieves the maximum spur-free
dynamic range (SFDR).
3.4.2 Min-Max Optimization
To find the maximum SFDR is to solve an optimization problem whose cost func-
tion is related to the SFDR definition. Let’s consider only the harmonic distortion
up to the q-th order wherein the cost function can be defined as
Fcost (∆θ) = max {HD2, HD3, ..., HDq} (3.26)
∆θ = {∆θ0,∆θ1, ...,∆θN−1}
Note that Fcost (∆θ) is -SFDR, which only takes up to the q-th order into consid-
eration. Based on this cost function, we can define a multidimensional min-max
optimization problem[80], solving
min Fcost (∆θ)
subject to θlower ≤ ∆θ < θupper
(3.27)
where θlower and θupper are the lower and upper bounds of the control variables. In
addition, not only the SFDR, but also the total harmonic distortion (THD) can be
used as the cost function. The THD-based (count up to the q-th order) cost function
is defined as Fcost,thd (∆θ) =
√
HD22 + · · ·+HD2q . Simulation results show similar
performance for the SFDR-based and the THD-based cost functions. For simplicity,
only the SFDR-based cost function is discussed.
83
-20
-10
0
10
20
-20
-10
0
10
20
-70
-60
-50
-40
"3
10
(% " 2:
N
)"31(% "
2:
N
)
F
c
o
s
t
(d
B
)
(a)
-20
-10
0
10
20
-20
-10
0
10
20
-70
-60
-50
-40
"3
10
(% " 2:
N
)"31(% "
2:
N
)
"3
6
= !5% " 2:
N
F
c
o
s
t
(d
B
)
(b)
Figure 3.21: Cost function surface for M = 5, N = 12, q = 10, and sweeping ∆θ1
and ∆θ10 (a) with ideal tap coefficients, (b) with ideal tap coefficients and a fixed
∆θ6 = −5% · 2piN , or (c) with a non-ideal tap coefficient ∆α2 = 5% · α2.
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Figure 3.21: Continued.
Let’s investigate the surface of the cost function with different variables. Using
the proposed circuit implementation as an example, we have M = 5 and N = 12.
Consider up to the 10th order harmonic, which means q = 10. In addition, the output
filter is a first order LPF, plus the integration capacitor CS in the summing network
plays the role of another first order filtering. Hence, we have H(k) = (1 + k2)−1
for Eq. 3.24. Fig. 3.21a demonstrates the impact of phase errors with ideal tap
coefficients. Errors are imposed on the second and the 11th phases, ∆θ1 and ∆θ10,
sweeping from −20% · 2pi
N
to 20% · 2pi
N
. We can find that the minimum cost of −∞ is
achieved when ∆θ1 = ∆θ10 = 0, which means no errors at all. Fig. 3.21b further adds
a fixed phase error, ∆θ6 = −5% · 2piN , to Fig. 3.21a’s condition. The minimum cost is -
62.65 dB and locates at ∆θ1 = −∆θ11 = 4%· 2piN . This proves that the error introduced
by one element in the set of ∆θ can be compensated by changing the others. On
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the other hand, Fig. 3.21c adds a non-ideal tap coefficient (amplitude error) instead.
The new coefficient for the 3rd tap is α′2 = 1.05 while the other taps keep unchanged.
Sweeping results give the minimum cost of -64 dB when ∆θ1 = −∆θ11 = 4% × 2piN .
Furthermore, this reveals that the amplitude error can also be corrected by changing
∆θ. To conclude, we can apply an optimization algorithm to change ∆θ, which
maximizes the SFDR of the output sinusoidal waveform.
3.4.3 Iterative Optimization Algorithm
Table 3.2: Iterative optimization algorithm

for i = 0 to N − 1
Pi =Initial Values

DO

for i = 0 to M − 1
{Pi, Pi+6} =
better
 {Pi + 1, Pi+6 + 1} ,{Pi − 1, Pi+6 − 1} ,
{Pi, Pi+6}


for i = 0 to M − 1
Pi+6 = better (Pi+6 + 1, Pi+6 − 1, Pi+6)

for i = 0 to M − 1
Pi = better (Pi + 1, Pi − 1, Pi)

UNTIL the max iteration number is achieved or no Pi changes.

This design proposes the use of an iterative optimization algorithm based on
the Gradient Descent algorithm. In the real circuit, the phase shifts are tuned by
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knobs. As described in Section 3.3, these knobs are the digitally controlled varactor
array. Thus, the cost function and the problem description should be converted to
the discrete version. The phase error set ∆θ becomes {P0, P1, ..., PN−1} in Eq. 3.26.
And for Eq. 3.27, Pi should be integer numbers, and we have 0 ≤ Pi < 2j, where j
is the number of the binary-weighted varactors.
The main algorithm is listed in Table 3.2. The concept of the proposed optimiza-
tion procedure is to reduce the multi-variable problem to multiple 1-dimensional
(1-D) problems. In each 1-D solving step, select only one control variable, Pi,Pi+6,
or {Pi, Pi+6} pair to be increased or decreased by 1. This is called one move. The
algorithm keeps the move which improves the cost. To make the move, a subfunction
better (A,B,C) is defined, where A, B and C are three different moves. This sub-
function will verify each move against the boundary condition and compare the cost
function outcomes among all three moves. The best move with the minimum cost
will update the selected control variable. The algorithm iteratively tunes the phases
({Pi, Pi+6} moves) or the duty cycle (Pi or Pi+6 moves) of the clock signal for each
tap until the maximum iteration number is achieved or all Pi are kept unchanged in
one full DO..UNTIL iteration as shown in Table 3.2.
3.4.4 Optimization Procedure Simulation
A transistor-level Monte-Carlo simulation is carried out to verify the effectiveness
of the iterative optimization algorithm. The simulation introduces mismatches to the
transistors in the ring oscillator and the resistors in the summing network, which are
the major sources of the phase errors and the amplitude errors. A total of 200 Monte-
Carlo error data groups were collected. And the phase shifts, which are controlled
by different Pi, were also simulated. The optimization procedures were conducted
and analyzed in MATLAB. Fig. 3.22 gives the Fcost distribution before and after
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Figure 3.22: Simulated Fcost distribution with Monte-Carlo simulation before/after
the optimization procedure.
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Figure 3.23: Cases of the proposed optimization procedure.
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the optimization procedure. A comparison between these two groups of data shows
a significant SFDR enhancement from an average below 60 dBc to 72 dBc, and the
spread range also narrowed. Fig. 3.23 further demonstrates the execution steps of
the algorithm. Each move takes one step. A minimum value of Fcost can be found
after several iterations. In addition, this simulation is based on the output sine-wave
frequency of 500 MHz. The proposed algorithm has proven capable of improving
the linearity of the proposed sine-wave synthesizer. It will be applied after the chip
fabrication.
3.4.5 Discrete Phase Shifter
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Figure 3.24: Simulated Fcost distribution after the optimization: (a) f0=500 MHz,
3-bit phase shifter, (b) f0=100 MHz, 3-bit phase shifter, and (c) f0=500 MHz, 2-bit
phase shifter.
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As demonstrated in Fig. 3.13, the phase shifter is a discrete capacitor array, thus
its tuning range and resolution will affect the ability of the proposed optimization
procedure. On the one hand, when the oscillator’s output frequency decreases, the
delay time in each delay cell gets longer, and so as the delay (phase) mismatch.
However, the tuning range of the phase shifters will not change because they are iso-
lated from the oscillator. If one delay cell’s mismatch that needs to be compensated
was larger than the phase shifter’s range, a full compensation would be impossible.
Fig. 3.24 shows such an impact. Fig. 3.24a is the distribution of Fcost after the
optimization obtained from Fig. 3.22. If the ring oscillator’s output frequency was
reduced from 500 MHz to 100 MHz, the average of Fcost would also reduce from 72
dBc to 69.8 dBc, as shown in Fig. 3.24b. The solution is to increase the number of
capacitors in the phase shifter and thus widen its tuning range. On the other hand,
the resolution of the phase shifter is another concern. Because the linearity is a very
sensitive parameter, finer phase resolution can help to find a better result. By re-
moving the smallest capacitor from the capacitor array of the proposed phase shifter,
we can get a 2-bit approach. Its simulated Fcost distribution after the optimization
is illustrated in Fig. 3.24c. The average is 68.3 dBc, lower than that of the previous
3-bit approach. Therefore, for the discrete phase shifter, a tradeoff should be made
among the linearity, the frequency range and the tuning resolution.
3.4.6 Temperature Stability Analysis
As discussed in Section 3.3, the proposed optimization loop relies on a spectrum
analyzer to obtain Fcost, which is not practical for fully integration. A possible
solution is to make a one-time optimization after the chip fabrication. The one-time
optimization is able to mitigate the error introduced by the process variation, which
is fixed after the production, and the supply voltage, which can be fixed by a power
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Figure 3.25: Temperature stability analysis: (a) Fcost fluctuation versus temperature,
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Figure 3.25: Continued.
management circuit. However, temperature is difficult to be stabilized when the chip
is working. Therefore, the temperature stability of the proposed synthesizer should
be further evaluated.
100 runs of Monte-Carlo simulation, plus a temperature sweep from 0 to 80 ◦C,
are carried out to examine the circuit performance. 500MHz sine-wave output is
selected. Fig. 3.25a demonstrates one case of the Fcost-versus-temperature fluctu-
ation. No clear link can be found between the linearity and temperature. Even a
5 ◦C temperature drift can result in several dBs’ improvement or degradation on
Fcost. This phenomenon may contribute to the non-uniform mobility of transistors
in the ring oscillator. Therefore, temperature has an uneven impact on each delay
cell, and thus, the linearity change is difficult to predict. To deal with such situation,
only the worst case of the linearity, max (Fcost), will be considered. When talking
about the worst case, we can find the optimization procedure is still able to improve
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its performance. Fig. 3.25a shows Fcost before and after a one-time optimization
at 25 ◦C. It means that the optimization procedure is used only once to obtain an
optimized control word at 25 ◦C, and this new word is applied to the synthesizer
across the whole temperature range. Compared to the synthesizer using the default
control word, the optimized one has an improvement ∆ of 9.4 dB for max (Fcost).
Moreover, the distribution of max (Fcost) before and after the one-time optimization
is summarized in Fig. 3.25b. The mean values are -57 dB and -66 dB separately. The
distribution of the improvement ∆ is reported in Fig. 3.25c with an average value
of 9dB. To conclude, although the temperature change may degrade the linearity
of the output sine wave, the proposed optimization procedure is still necessary to
further suppress the harmonics. Only a one-time optimization is required, and then
the proposed synthesizer can work at different temperatures without an optimization
loop.
3.4.7 Clock with Jitter
Clock with Jitter
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Figure 3.26: Behavior model for evaluating the impact of the clock jitter.
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Figure 3.27: Simulation results of the jitter impact on the VO spectrum with (a) 1-ps
RMS jitter and (b) 100-ps RMS jitter.
A ring oscillator (Fig. 3.13) will generate clocks with jitters [81]. Fig. 3.26 shows
the behavior model that is used to evaluate the impact of the clock jitter on the
harmonic cancellation. Consider the worst case, in which jitters generated by every
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delay stage in the ring oscillator are not correlated to each other. Therefore, five
independent clock sources are adopted. The configuration of these sources with the
same frequency (5 MHz) and jitter settings are briefly introduced in [82]. A fixed
delay (phase) error, te = 80 ps, is also inserted to induce residual harmonics (limited
SFDR) as analyzed in Section 3.4.1, Thus, we can observe whether the jitter will
change the SFDR. Simulation results are illustrated in Fig. 3.27a and Fig. 3.27b
for the 1-ps and 100-ps root mean square (RMS) jitter, respectively. To conclude,
the clock jitter will not change the SFDR induced by the phase error. However, it
changes the noise floor level–the bigger the clock jitter is, the higher the noise floor
is. The increment rate of the noise floor is around 20 dB/dec.
3.5 Experimental Results
Figure 3.28: The die photograph of the proposed synthesizer.
The proposed sine-wave synthesizer is fabricated in 0.18 μm standard CMOS
technology. The chip die micrograph is demonstrated in Fig. 3.28. The weighted
resistor summing network, the integration capacitor CS, and the programmable first
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(a) (b)
(c) (d)
Figure 3.29: Chip experimental results: (a) Measured SFDR @ 150 MHz before the
optimization, (b) measured SFDR @ 150 MHz after the optimization, (c) measured
SFDR @ 750 MHz before the optimization, and (d) measured SFDR @ 750 MHz
after the optimization.
order differential LPF occupies an area of 350 μm x 180 μm, and the ring oscillator
takes about 100 μm x 150 μm. The whole synthesizer occupies 0.08 mm2 silicon
without the output buffer. All synthesizer blocks are working under the same supply
voltage, although the supply can change from 1.0 V to 1.8 V. The measured lowest
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power consumption (without the output buffer) is 9.11 mW under 1.0 V supply
voltage, when the output frequency is the lowest at 150 MHz. For the highest 850
MHz sinusoidal wave, the highest power of 57.2 mW is achieved (without the output
buffer) under the supply of 1.8 V. The ring oscillator draws about 33% of the total
power, while the other two thirds are consumed by the summing network and the RC
LPF. Power in the second part is mostly dissipated to drive the resistive part of the
summing network. Because of the different phases, the output nodes of some switch
blocks may be connected to the supply, while the others’ are grounded. Therefore,
direct paths exist between switch blocks and currents flow through the resistor loads
in the summing network.
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Figure 3.30: Measured SFDR/-THD vs. output frequency (BO: before the optimiza-
tion, AO: after the optimization).
The proposed iterative SFDR optimization procedure is also tested. A 9.7 dB
SFDR improvement is measured at 150 MHz after the optimization (Fig. 3.29a and
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Fig. 3.29b), and a 22.3 dB improvement was obtained for a 750 MHz output (Fig.
3.29c and 3.29d). Particularly, both of the odd and even order harmonic cancella-
tions relied on the clock phase matching in the ring oscillator, which becomes worse
at higher frequencies. However, the odd order harmonics receive further suppression
from the FIR architecture. Therefore, even order harmonics may dominate the lin-
earity degradation at high frequency as shown in Fig. 3.29c. This result also proves
the necessity and the effectiveness of the optimization procedure, which can fix the
matching errors and improve the overall linearity.
Moreover, Fig. 3.30 compares the SFDRs and THDs (count up to the ninth order)
measured before and after the optimization procedure. The measured improvements
well match the predicted values in Fig. 3.25c. Even without one-time optimization,
the SFDR is still above 45 dBc across the whole frequency range. This means the
proposed synthesizer is capable of some applications that have low linearity require-
ments, such as that in [43]. After the optimization procedure, the minimum increase
of the SFDR is 6.4 dB, while the maximum is nearly 22 dB. For higher frequency,
the SFDR measured before the optimization is lower because the PVT variations im-
pose more mismatches on clock phases. However, the effect of optimization is more
significant. This is because, for higher frequency, the phase tuning range is wider
compared to the clock period, and thus the optimization algorithm may find a better
solution. To conclude, the weighted resistor summing architecture, the phase pro-
grammability and the iterative SFDR optimization algorithm make the synthesizer’s
linearity performance robust to the PVT variations.
Table 3.3 compares the performance of the proposed synthesizer to the other
state-of-the-art works. SFDR and THD values are listed and the negative THD
value are indicated by using a marker “*”. For those sine-wave synthesizers, which
adopt the HC technique, Table 3.3 further summarizes the types of clock generation
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blocks, summing networks and output filters in detail. The Figure of Merit (FoM)
for each design, except those using discrete components, is given by
FoM = fo (MHz) · 2
SFDRworst(dB)/6
Ptotal (mW ) · A (mm2) (3.28)
where fo is the maximum output frequency, SFDRworst is the measured worst SFDR,
Ptotal is the maximum power consumption, and A is the active area.
To sum up, this proposed synthesizer performs better than those works in a
similar frequency range. Additionally, references operating at much lower or higher
frequencies are also included because of their architecture and good linearity per-
formance. We can find that the proposed approach consumes much less power than
that of the DDFS, and is highly area efficient. It pushes the sine-wave synthesizer
to sub-1 GHz but still keeps the high linearity. The synthesizer’s architecture, which
is a combination of the multi-phase clock generation, the weighted resistor summing
network, and the passive LPF, has been proven suitable for high frequency applica-
tion.
3.6 Conclusions
A sine-wave synthesizer generating low distortion high frequency sinusoidal sig-
nals is proposed. It only involves square wave clocks of five phases, which have a
30° difference between every two adjacent phases, and three separate amplitudes are
adopted to achieve the cancellation of the third, fifth, seventh and ninth order har-
monics. 50% duty cycle and differential mode circuit architecture were introduced
to reduce the even order harmonics, and an LPF was used to further smooth the
output waveform. Thanks to the phase shifters in the ring oscillator and the PDC
converters in the weighted resistor summing network, this design simultaneously en-
ables the ability of correcting phase, amplitude and duty cycle errors. Moreover, an
100
iterative optimization algorithm was incorporated to compensate for the mismatches
induced by the PVT variations and improve the linearity of the output waveform.
The proposed synthesizer shows low distortion, wide bandwidth, high flexibility, and
a robustness for broadband application. Moreover, the compact design, which has
only logic gates and passive components, is shrinkable for future advanced IC pro-
cess. Additionally, this approach represents one step in the direction of built-in
optimization for integrated circuit design.
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4. ON-CHIP TWO-TONE SYNTHESIZER BASED ON A MIXING-FIR
ARCHITECTURE ∗
4.1 Background
Third order intermodulation distortion (IM3), as well as the IM3 interception
point (IP3), give a direct relationship between the input signal level and the lin-
earity. They are very important figures of merits (FoM) in the measurement and
characterization of analog/RF circuits or systems. These parameters characterize
the linearity of the device-under-test (DUT). To obtain these key metrics, the two-
tone test method is the industry standard. It can be used to measure the linearity
of a wide-bandwidth active filter [83], [57], a Σ∆ analog-to-digital converter (ADC)
[84], a power amplifier [85], and so on. The two-tone test has also been applied to
a wider aspect, such as sensing the electro-chemical impedance of protein [86], and
detecting the electro-thermal modulation of conductivity in passive antennas [87].

Figure 4.1: Traditional two-tone test configuration using testing equipment.
∗Part of this chapter is reprinted from “On-chip two-tone synthesizer based on a mixing-FIR 
architecture” by C. Shi and E. Sanchez-Sinencio, IEEE Journal of Solid-State Circuits, vol. PP, 
pp. 1–12, copyright 2017 by IEEE.
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Fig. 4.1 demonstrates the traditional two-tone test configuration. Two arbitrary
waveform signal generators (AWG) are generating two single tones at different fre-
quencies. Usually, the generated sinusoidal waveforms are not just two tones, but
contain some other harmonic components. Thus, two passive low-pass filters (LPF)
or band-pass filters (BPF) are required to suppress the residue harmonics. A power
combiner is used to combine the two single tones and stimulate the DUT with the
desired two-tone signal. The spectrum analyzer at the DUT’s output will measure
the IM3. However, this conventional test bench is bulky and costly. Later in this
section, analysis will show that the IM3 tones in the stimulus are the main mea-
surement error contributor. Therefore, we are proposing a compact on-chip two-tone
synthesizer that focuses on suppressing the 3rd-order distortion.
Although the two-tone test is a critical measurement methodology, few papers
have discussed potential for on-chip built-in implementation. [16] proposes a direct
two-tone generation using two voltage-controlled oscillators (VCO) in a phase-locked
loop (PLL). The two VCOs work at different frequencies, and their output waveforms
are added together by a linear adder. However, [16] only reports the simulation
results; thus, it is difficult to predict the circuit overhead and non-ideality of their
proposed design. Digital-to-analog converter (DAC) can also be used for on-chip
two-tone generation. [88] proposes a 10-bit current steering DAC with an improved
dynamic element matching (DEM) technique. It achieves −62.16 dBc IM3 with 245
and 247 MHz two-tone signals at 500 MS/s. [89] further extends the range of IM3
< −61 dBc over 1.4 GHz in 40 nm technology. It should be noted that [88] and
[89] achieve smaller footprints (0.034 mm2 in 180 nm node and 0.016 mm2 in 40 nm
node, respectively) than that of the other state-of-the-art DACs. However, both of
them did not include the extra digital area used for encoding the two-tone signal. In
fact, a memory storage block for “replaying” the waveform look-up table or a digital
103
signal processor (DSP) will consume a considerable area overhead, such as the digital
cores in [90] and [91]. They push the 3rd-order intermodulation below −80 dBc, but
occupy 1.6 mm2 [90] and 3.3 mm2 [91] in the 65 nm node. In addition, [92] and [93]
proposed 6-bit DACs with a design-for-testability (DFT) memory. Their compact
design is appropriate to be embedded into a modern system-on-chip (SoC). However,
the 5KB on-chip memory with 0.048 mm2 is still larger than the DAC’s 0.035 mm2
core circuit, in 28 nm process. Therefore, these stand-alone high-linearity DACs
should be considered overdesigned for the purpose of an on-chip linearity built-in
self-test (BIST), which requires a trade-off between the circuit overhead and the
third order distortion suppression.
Developing a compact two-tone signal synthesizer that can meet the emerging
on-chip test demands of analog/RF circuits faces many design challenges. On the
one hand, a built-in linearity optimization system has been proposed in [19] for
an RF low noise amplifier (LNA). It integrates an envelope detector, an ADC, an
IM3 calibration unit and an on-chip spectrum analyzer, which is introduced in [18].
Additionally, [18] further analyzes the measurement precision impacted by DAC bit
numbers and FFT point numbers for an on-chip linearity BIST system. However,
such a proposed system relies on external two-tone excitation signals, preventing its
full integration. On the other hand, high-linearity single-tone sinusoidal synthesizers
have been well researched and applied to the BIST architecture. [66] proposes a
digital harmonic cancellation (HC) technique to generate a sinusoidal waveform from
only square wave digital clocks. This achieves a 72 dB total harmonic distortion
(THD) at 10 MHz output frequency. A high-linearity sine-wave synthesizer, based
on a finite impulse response (FIR) filter architecture, is further proposed in [44] for
high frequency operation. It demonstrates the sensitivity of timing mismatches for
the harmonic cancellation effect and adopts an optimization loop to reduce the errors
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in the clock distribution network. Similarly, the harmonic cancellation technique can
be applied to the two-tone signal generation.
Due to the cumbersome approach of synthesizing and combining two high-frequency
sine-wave tones with high linearity, we propose to generate the single tone at a rel-
atively low frequency, move it to the desired high frequency band, and duplicate
the single tone. In this section, an on-chip low-IM3 two-tone synthesizer is pro-
posed, consisting of a cascade FIR architecture and a passive mixer. The cascade
FIR architecture implements a harmonic cancellation technique to suppress a large
number of odd-order frequency components. It benefits from operating at the low
“baseband” frequency (ω0), which reduces the impact of the delay mismatches in
the clock distribution network. Thus, the accuracy of harmonic suppression can be
improved. The passive mixer utilizes the nature of up-conversion, and mirrors the
“baseband” to two side bands around the LO frequency ωLO. Two tones with equal
amplitudes can then be obtained. The mixer’s simple structure is able to minimize
the linearity degradation introduced by the MOS transistor switches. The proposed
design aims at synthesizing two tones with low IM3 from DC to 1 GHz.
This section is organized as follows. The impact on the linearity measurement
accuracy by using weakly nonlinear stimulus is analyzed in Section 4.2, as well as the
principles of the proposed two-stage cascade FIR architecture. The system architec-
ture and detailed circuit implementation are introduced in Section 4.3. Section 4.4
analyzes the non-ideality effects in the proposed system, such as the timing and the
the current mismatches, the mixer’s linearity, the LO leakage, and the aliasing issue.
Section 4.5 shows the measurement results, followed by conclusions in Section 4.6.
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Figure 4.2: Two-tone generation architecture concept: (a) Mixing-FIR two-tone gen-
eration and (b) output two-tone signal spectrum.
4.2 Two-tone Generation
4.2.1 Two-tone Signal Generation Architecture
The systematic concept of the proposed mixing-FIR two-tone generator for on-
chip linearity BIST is depicted in Fig. 4.2a, where ω0 and ωLO are external clock
signals with different frequencies. It implements the fully differential circuit to cancel
the even-order harmonics, and uses the FIR-based harmonic cancellation (HC) tech-
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nique to suppress multiple odd-order harmonics. The “baseband” quasi-sinusoidal
single-tone signal is generated at the frequency, ω0 = ∆ω/2, where ∆ω = ω2 − ω1
is the expected difference frequency between the two tones. A highly linear up-
conversion mixer was also adopted to mirror the single-sideband to dual bands and
move them around the desired frequency ωLO. Note that we have ω1 = ωLO − ω0
and ω2 = ωLO +ω0. Ideally, the two-tone test method (Fig. 4.1) can generate mostly
pure spectrum with only two tones. Correspondingly, as derived in [44], all odd-order
harmonics can be suppressed if and only if the FIR architecture has an infinite num-
ber of FIR taps, which is not practical in the real circuit design. On the contrary, a
limited number of FIR taps eliminates lower order harmonics but leaves higher order
non-cancellable harmonics, and they are also up-converted by the mixer, as shown
in Fig. 4.2b. The spectrum of the output two-tone signal in the proposed design
is not theoretically pure. Its impact on IM3 measurement precision is analyzed in
Section 4.2.2, and its aliasing issue is discussed in Section 4.4.4.
4.2.2 Linearity Test using Weakly Nonlinear Stimulus
The DUT is characterized as a nonlinear system (ignoring the DC term),
y = k1u+ k2u2 + k3u3 + · · · (4.1)
where k1 is the linear gain of the DUT, and k2, k3, ..., indicate the DUT’s nonlinear
coefficients.
If a single-tone cosine waveform is applied to the input,
u = A1 cos(ωt) (4.2)
where A1 is the amplitude and ω is the angular frequency of the cosine signal. The
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output becomes
y = k22 A
2
1 +
(
k1 +
3
4k3A
2
1
)
A1 cos(ωt) +
k2
2 A
2
1 cos(2ωt) +
k3
4 A
3
1 cos(3ωt) + · · · (4.3)
The n-th order harmonic distortion (HDn) is defined as the ratio of the n-th order
harmonic magnitude to the fundamental magnitude, assuming k1  34k3A21. For
example, the second order and third order harmonic distortions are expressed as
HD2 ≈ 12
k2
k1
A1 (4.4)
HD3 ≈ 14
k3
k1
A21 (4.5)
Also the total harmonic distortion (THD) is given by
THD =
√
HD22 + HD23 + · · · (4.6)
Note that HDn and THD are all correlated to the input signal’s amplitude A1.
If the input of the DUT is a combination of two sinusoidal waveforms with the
same amplitude of A1 (two-tone test),
u = A1 cos(ω1t) + A1 cos(ω2t) (4.7)
Apply (4.7) to (4.1), we have
y =
(
k1A1 +
9
4k3A
3
1
)
[cos(ω1t) + cos(ω2t)]
+34k3A
3
1 [cos((2ω2 − ω1)t) + cos((2ω1 − ω2)t)] + · · · (4.8)
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The DUT’s linearity can be evaluated by the normalized IM3 [15], which is given by
the ratio of the components at 2ω2 − ω1 to the fundamental at ω2.
IM3(dBc) =
3
4k3A
3
1
k1A1 + 94k3A31
≈ 34
k3
k1
A21 (4.9)
when the low-distortion conditions, which include the mostly linear DUT criteria
(k1  k2, k3 · · · ) and the relatively low stimulus amplitude criteria (k1A1  k3A31),
are satisfied. We can find that
IM3 = 3HD3 (4.10)
In this section, for short, we use IM3 in dBc to present the normalized value. More-
over, the third order intercept point (IP3) is defined at the point where IM3 = 0 dBc,
leading to
IP3 =
A1√
IM3
=
√
4
3
k1
k3
(4.11)
It should be noted that IP3 does not rely on the input amplitude. Therefore, IP3 is
an absolute performance metric indicating the circuit linearity.
However, note that the analysis in [15] is based on ideal sinusoidal waveforms. In
the proposed design, the harmonic cancellation is not perfect due to the mismatches
and the PVT variations. The “baseband” single tone is still considered a weakly
nonlinear waveform. Assuming an ideal up-conversion and ignoring the DC term,
the two-tone output signals in Fig. 4.2a can be expressed as
u′ = cos(ωLOt) · (2A1 cos(ω0t) + 2A2 cos(2ω0t) + · · · ) (4.12)
where 2A1 is used to have the same major tone power as that of (4.7). Harmonic
coefficients Ai are annotated in Fig. 4.2a. Under the same low distortion conditions,
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the actual measured IM3 can be approximated as the ratio of the IM3 components
at ωLO ± 3ω0 to the fundamental components at ωLO ± ω0,
IM3 =
3
4k3A
3
1 + k1A3 + 92k3A
2
1A3 + · · ·
k1A1 + 94k3A31 + · · ·
≈ 34
k3
k1
A21 + ε
ε ≈ A3
A1
+ 92
k3
k1
A1A3 +
9
4
k3
k1
A1A5 +
9
2
k3
k1
∞∑
i=1
A2i+1 (A2i+3 + A2i+5) (4.13)
where ε is the deviation from the conventional IM3. A3/A1 is the relative 3rd-order
harmonic amplitude of the “baseband” signal at ω0. The derivation shows that all
“baseband” harmonics will affect the IM3 measurement precision. However, the
3rd-order harmonic (A3) has the most significant impact on the IM3 measurement
accuracy if the proposed architecture is used.
4.2.3 Cascade FIR-based Harmonic Cancellation
[44] has proposed a sinusoidal signal generator based on the finite impulse re-
sponse (FIR) filter approach, whose implementation uses only multiple delayed square-
wave clocks. The proposed M -tap FIR filter suppresses odd-order harmonics up to
the (2M + 1)-th order with designated tap coefficients,
ci = cos
(
(i+ 1) pi
M + 1 −
pi
2
)
, (i = 0, 1, ...,M − 1) (4.14)
The 5-tap (M = 5) single-tone generation architecture implemented in [44] can
achieve 55 dBc maximum spur free dynamic range (SFDR) without any tuning after
fabrication.
In this section, we propose a two-stage cascade FIR filter architecture to further
suppress the 3rd-order harmonic and push the residue odd-order harmonics to higher
frequencies as shown in Fig. 4.3. The first stage is a 3-tap FIR block, and the
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Figure 4.3: Proposed two-stage cascade FIR harmonic cancellation and tap coeffi-
cients for the “baseband” single-tone generation.
second stage consists of three identical 5-tap blocks (annotated as Block1, Block2 and
Block3). T0 is the period of the output quasi-sinusoidal waveform’s fundamental tone
(T0 = 2pi/ω0),M is the number of FIR taps, and c0, c1, · · · are tap coefficients obtained
from (4.14). For irrational ci, we can approximate
√
3/2 ≈ 13/15 and √2/2 ≈ 12/17. The
quantization errors are only +0.07% and −0.17%, respectively. Moreover, an FIR
path is defined from the input to the output, which passes through multiple delays
and through two exact tap coefficients as path “P” shown in Fig. 4.3. Section 4.3.1
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Figure 4.4: Frequency response of the cascade FIR architecture.
will show how to rearrange the FIR path for practical hardware implementation.
Fig. 4.4 shows the frequency response of the proposed architecture. The first non-
cancellable harmonic is pushed to the 23rd order, and all lower odd-order harmonics
are eliminated. To achieve the same harmonic cancellation effect, Fig. 4.5 shows
a single stage approach proposed in [44], which would require M = 11 (11 taps);
thus, a high precision circuit becomes necessary to achieve a series of fractional
coefficients obtained from (4.14) (0.259, 0.5, 0.707, 0.866, 0.966, and 1). Instead,
the proposed cascade architecture separates the coefficients into two groups and
each group has only two unique factors. The 3-tap FIR stage adopts coefficients
1 and 12/17, while 1/2 and 13/15 can cover the 5-tap FIR stage (1 is not a unique
coefficient as it can be represented by 2× 1/2). This coefficient selection significantly
reduces the hardware implementation complexity. In addition, the proposed two-
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stage FIR architecture adopts one 3-tap FIR followed by three 5-tap FIR blocks,
which are demonstrated in Fig. 4.6a. The input signals of all FIR blocks are shifted
square waveforms. Alternatively, Fig. 4.6b shows another two-stage FIR scheme.
Although this alternative scheme implements one 3-tap FIR plus only one 5-tap FIR
block, the input of the 5-tap FIR becomes a quasi-sinusoidal analog signal. The
FIR filter that accepts and processes analog signal is more complicated and more
sensitive to PVT variations (i.e. Section 5 will demonstrate a switched capacitor
FIR filter). Therefore, the simpler (from the aspect of hardware implementation)
solution (Fig. 4.6a) is chosen in this design. Detailed implementation, which uses
two different current biases and two different transistor sizes, is discussed later in
Section 4.3.2.








	
	
	
	
(a)
	

	
(b)
Figure 4.6: Comparison between two-stage FIR approaches: (a) Proposed two-stage
FIR with three 5-tap FIRs and (b) a single 3-tap FIR followed by a single 5-tap FIR.
Moreover, the notching points of the FIR frequency responses will become finite
due to the PVT variations as discussed in [44]. The cascade architecture can help
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emphasize the cancellation of 3rd-order harmonic by stacking a 5-tap FIR over a
3-tap FIR, which both have a notching point at 3ω0. Additionally, assuming the
FIR architecture has an ideal response, as shown in Fig. 4.4, and its input is an
ideal square wave, we can derive A1 = 1, A23 = 1/23, A25 = 1/25, A47 = 1/47, · · · .
The spur-free dynamic range (SFDR) shown in Fig. 4.2b is not better than 27.2 dB
(1/23). However, applying all these components to (4.13), the measurement error (ε)
is around 1.6% compared to the theoretical measured value in (4.9). It is negligible.
Therefore, the design of this cascade FIR architecture should focus on improving the
3rd-order cancellation. Details will be discussed in Section 4.4.1.
4.3 Circuit Implementation
Ib1<0..7> Ib2Ia1 Ia2
x8 x8
13 15
VDD
DEM Ia1DEM Ib1
13 15
VDD
DEM Ia2DEM Ib2
13 13
24I0 17I0
x8 x8
Two-stage FIR
Current Combiner
Clock
Gen.
CLKLF (24 0) CLKLO( LO)
RL
Vo-
0..23
( 0)
Io+
Io-
Vo+
Baseband single-tone generation
Mixer
...
Current
Mirrors
...
1
Rearranged 
path P
3-tap
coeff.
5-tap
coeff.
Merged
delay 
...
Shifted
Clocks
Io
Figure 4.7: System architecture of the proposed two-tone synthesizer and the corre-
sponding rearranged FIR path
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4.3.1 System Architecture
To implement an FIR transfer function using an analog circuit, two major types
of architecture can be considered–the switched capacitor (SC) filter or the current-
steering FIR reconstruction filter. On the one hand, the current-steering architecture
is able to drive the resistive loads, which has more flexibility than that of the passive
SC filters. On the other hand, the current-steering architecture consists of mostly
current mirrors and MOS switches. It is less complicated but more friendly to digital
circuits and advanced technologies, compared to the active SC filters. Therefore, the
current-steering architecture is more suitable for the proposed design, aiming at the
BIST applications. In addition, Section 5 will give a more detailed discussion on the
SC filters.
The conceptual two-tone generation architecture of Fig. 4.2a can be implemented
by the system demonstrated in Fig. 4.7 after rearranging the FIR paths. To illustrate,
path “P” in Fig. 4.3 and Fig. 4.7 show the proposed rearrangement, and Fig. 4.8
shows the complete architecture in Fig. 4.3 after the rearrangement. On the one
hand, tap coefficients are put together and implemented by a current mirror array.
In detail, the 3-tap coefficients are achieved by two different bias currents, while
the current mirror ratios are used to produce the 5-tap coefficients. On the other
hand, the FIR delays across the whole path are merged together. The total delay
of path “P” is T08 +
T0
12 =
5
24T0, which is implemented via a MOS switch driven by
the clock φ5 with 524T0 delay in the current combiner. Generally, 50% duty-cycled
φk(k = 0 . . . 23) has a delay of k24T0. They are used to represent any FIR path delay
in Fig. 4.3. Following the “baseband” single-tone generator, a differential quasi-
sinusoidal current waveform IO is then up-converted to the desired ωLO band by an
up-conversion mixer and outputs the voltage waveform VO across RL.
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4.3.2 Current Mirror Array for FIR Tap Coefficients
Block1, Block3 coefficients
Block2 coefficients
17I0
13:15
=
2Ia2
151
17I0
13:13
=
4Ib2
13 13 131
1
17I0
13:15
=
4Ia2
15 15 151
Ia124I0
13:15
=
2Ia124I0
13:15
=
15
1
24I0
13:13
=
2Ib1
13
Figure 4.9: Current mirror implementation of the two-stage FIR coefficients.
The relationship between the FIR tap coefficients of Fig. 4.3 and the current
branches of Fig. 4.7 is further explained in Fig. 4.9. Considering the 5-tap FIR
coefficients 1/2 : 13/15 : 1 = 15 : 13 × 2 : 15 × 2, one Ia1 branch is used for the tap
coefficient 1/2, two Ia1 branches for 1, and two Ib1 branches for 13/15. As a result, eight
Ia1 and eight Ib1 can cover all the tap coefficients of Block1 and Block3 in Fig. 4.3.
To implement Block2, two Ia2 branches are used for representing 1/2, four Ia2 for 1,
and four Ib2 for 13/15. Note that the number of current branches used are doubled so
as to reuse the 16-branch current mirror design and the dynamic element matching
(DEM) blocks. Furthermore, we have 3-tap coefficients 12/17 : 1 = 24 : 17 × 2, this
leads to the bias currents, 24I0 and 17I0, in Fig. 4.7, where I0 is a unit current (i.e. we
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have Ia1 = 1513 × 24I0). These current ratios work together with the clock connection
pattern, which will be introduced below to achieve the function of the proposed
cascade FIR architecture. Additionally, as shown in Fig. 4.7, four DEM current
branch rotators shuffle each of the eight current channels and output Ia1<0..7>,
Ib1<0..7>, Ia2<0..7> and Ib2<0..7> to the following current combiner, where the
annotation <i..j> is used to index the channel number from i to j.
4.3.3 Clock Divider and Current Combiner for FIR Tap Delays
The clock divider is implemented by a 24-bit cyclic shifted register. Its hardware
implementation is discussed in Section 4.3.6.4. It is driven by CLKLF at a frequency
of 24ω0, and cyclically shifts twelve 1s followed by twelve 0s. The output ports of 24
registers are used as φ0...23. Noting that T0 = 2pi/ω0, each φi and φi+1 pair has a delay
of T0/24 (15◦ phase shift) between them.












 



1 1


Figure 4.10: Current steering implementation with shifted clocks and the equivalent
flow diagram. CKb is CKa delayed by T/4, where T is the clock period.
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Different from the conceptual architecture in Fig. 4.3, which accepts the square
waveform as the input of the FIR filter, the proposed current steering FIR imple-
mentation applies the shifted square clocks to the switching transistors just before
the output node. Fig. 4.10 illustrates an example showing the equivalence between
the current steering approach and the FIR flow diagram.
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Figure 4.11: Current combiner topology and clock connections of the proposed two-
stage FIR architecture.
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In this design, the two-stage cascade FIR current combiner is implemented as
an extra layer of PMOS switches, as demonstrated in Fig. 4.11. It consists of four
5-phase harmonic cancellation (HC) blocks. Each 5-phase HC switching block is
switched by six clocks, CK0...5, and the corresponding inverted phases, CK0...5.
Fig. 4.11 shows that , CK0 and CK4 switch one Ia channel respectively. CK2 switches
two Ia channels. CK1 and CK3 switch two Ib channels separately. If Ia : Ib = 15 : 13
and the delay between CKi and CKi+1 is T0/12, this 5-phase HC block realizes a single
5-tap FIR block shown in Fig. 4.3. In order to balance the load of each clock signal,
dummy switch pairs are added for CK0, CK4 and CK5. Fig. 4.11 also illustrates
the full current-combining topology. The 5-phase HC block, which is equivalent to
Block1 in Fig. 4.3, accepts Ia1<0..3> and Ib1<0..3> as equivalent tap coefficients. It
also uses φ0, φ2, φ4, φ6, φ8, and φ10 for CK0...5. Additionally, φ12, φ14, φ16, φ18, φ20
and φ22 are used as the inverted CK0...5. Similarly, Block3 equivalent block are driven
by φ6, φ8, ... , φ22, φ0, φ2, and φ4. It takes the remaining Ia1<4..7> and Ib1<4..7>.
Block2 is achieved by two identical 5-phase HC blocks, whose CK0...5 and CK0...5 are
φ3, φ5, ... , φ23, and φ1. It takes all Ia2<0..7> and Ib2<0..7>. This special pattern
of clock connections guarantee a balanced load for each phase of φ0...23. The delay
between φi and φi+2 is T0/12, and the delay between φi and φi+3 is T0/8, which are the
unit delays in the 5-tap and 3-tap FIR blocks of Fig. 4.3, respectively. Finally, all
the current branches are summed together to output the differential quasi-sinusoidal
current waveform IO. Table 4.1 summarizes all clock and current connection patterns
for the proposed cascade FIR architecture, where the current flowing into IO+ is in-
dicated by “+”, and “−” marks the current flowing into IO−. Because the PMOS
switches are adopted in this design, φ is used to indicate the inverted clock phases.
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Figure 4.12: Schematic of a simple passive up-conversion mixer.
4.3.4 Up-Conversion Mixer
Fig. 4.7 adopts a up-conversion mixer to move the generated “baseband” single
tone up to the desired high frequency band centered at ωLO and converts the current
waveform IO to the output voltage waveform VO. A simple MOS switch based mixer
[94] (Fig. 4.12) can be implemented for this purpose. However, in this design, an
improved architecture is used. In order to reduce the switches’ ON resistance, to ex-
tend the output voltage swing, and to minimize the impact on linearity, bootstrapped
NMOS switches [95] are adopted as demonstrated in Fig. 4.13. The switching NMOS
transistors, MN1 and MN2, are implemented using twin-well devices and their source
terminals are connected to the bulk. Two RL resistor arrays are also implemented
on-chip as the loads of the mixer. They are digitally controlled and can be manu-
ally adjusted (e.g. set to 200 Ohm in this design) for impedance matching and test
purpose.
Fig. 4.14 shows a comparison between the simulated spectrum obtained at the
output of a mixer without (Fig. 4.12) and with (Fig. 4.13) the bootstrapped switches.
The load impedance is set to 400 Ohm (RL = 200 Ω). The mixer’s input current is
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MN2 MN1
Figure 4.13: Passive up-conversion mixer with bootstrapped MOS switches.
set to induce a 400 mV peak-to-peak sine wave across the load. f0 = 1 MHz and
fLO = 400 MHz are also set for the simulation. 22 dB reduction on the IM3 tone
can be observed. To conclude, the bootstrapped switches significantly improve the
linearity of the mixer.
The major drawback of the proposed mixer design is the LO leakage. Especially,
the high gate switching voltage deteriorates the isolation between IO and CLKLO.
However, analysis in Section 4.4 will show that the leakage tone still has limited
impact on the two-tone test accuracy. In addition, several techniques can help to
further extend the proposed mixer’s working frequency range to cover more RF
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Mixer w/o 
bootstrapped switches
Mixer w/i 
bootstrapped switches
Figure 4.14: IM3 tone comparison between the mixers with and without the boot-
strapped switches.
applications at the expense of larger area and power consumption. The local mixer
array architecture suggested in [96] is able to improve the mixer’s linearity at high
LO frequencies and it is compatible to the proposed design. I/Q modulation and LO
cancellation techniques [97] have been well researched for communication systems,
and they can be adopted to reduce the LO leakage.
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Figure 4.15: Mismatches existed in the current mirrors.
4.3.5 3-bit DEM Rotator
PVT variations will cause mismatches in a current mirror [98]. The variance of
the current ratio is inversely proportional to the transistor area. Fig. 4.15 illustrates
the mismatches existing in the current mirrors of the proposed design. Although
the current mirrors are designed with 1 : 1(13 : 13) or 13 : 15 current factors,
the mismatch induced error currents, ∆I{a1,a2,b1,b2}<0..7>, are randomly distributed
among all current branches, even the transistors are physically adjacent to each other
in the layout. As proposed in [98], larger transistor sizes can be adopted to reduce
the variance.
Apart from increasing the transistor sizes, the dynamic element matching (DEM)
technique can also be used to alleviate the mismatch issue. The working principle of
the DEM technique has been introduced in [99]. In this design, each branch current
of Ia or Ib is dynamically and arbitrarily picked from one of the corresponding eight
mismatched current mirrors’ outputs, leading to an average current level plus a white
noise floor. It should be mentioned that [99] introduced two types of DEM–the
mismatch scrambling DEM and the mismatch shaping DEM. The mismatch shaping
DEM has a low noise level at low frequency range but a high noise level close to
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Figure 4.16: Current branch rotator with dynamic element matching and the corre-
sponding current branch rotation patterns.
the switching frequency. However, a flat noise floor is usually acceptable for a signal
generator. Therefore, the mismatch scrambling DEM is adopted in this design to
generate a white noise floor by using a simple pseudo-random number generator.
Additionally, [100] has first applied the DEM to improve the linearity of sine-wave
synthesis, but it adopts a partial DEM configuration, which is more complicated
than the proposed architecture.
Fig. 4.16 illustrates the structure of the DEM current branch rotator and the
corresponding rotation patterns. Each current branch rotator is controlled by three
control bits to shift the 8-channel current branches cyclically. A 16-bit linear feedback
shift register (LFSR) generates the control bits, and each DEM rotator receives a
different group of control bits, so as to avoid identical patterns. The chosen feedback
taps, B10, B12, B13 and B15, guarantee that the LFSR can cycle through the maxi-
mum number of 65535 states except for the all-zero state. All DEM current branch
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rotators are driven by a clock of CLKLF divided by 8, which is at a frequency of
3ω0.
4.3.6 Design Procedure
4.3.6.1 System level
As the synthesizer is an excitation signal generator, the output swing is the major
concern. The system level design procedure is
1. Set the target output swing to −4 dBm (approximately 400 mVpp).
2. Set 400 Ω load resistor. Thus, RL = 200 Ω.
3. Consider an average mismatch deviation (σ) around 0.36%. Look up the cor-
responding transistor area (W · L) in the design document and find that it is
8 µm2.
4. W/L of an unit current mirror PMOS starts from 8 µm/1 µm. Build the
current mirror array shown in Fig. 4.7. Using 13 units and 15 units separately
to achieve the ratio of 13:15.
5. Create a PMOS switch pair with the minimum W/L.
6. Construct the current combiner shown in Fig. 4.11 and the current rotator
(without the random number generator) shown in Fig. 4.16 by reusing the
switch block created in step 5. Fix the input B=000 for all four rotaters.
7. Connect the differential output of the “baseband” generator obtained from step
6 to RL. Set I0 = 2.5 µA (a coarse approximation of producing 200 mV over
200 Ω RL via 16 branches).
8. Simulate the quasi-sinusoidal waveform generated by the “baseband” synthe-
sizer and evaluate its HD3.
9. Increase the width of the PMOS in the switch block (step 5) and repeat the
simulation in step 8 until the simulated linearity of the output signal meets the
128
target, HD3 < −80 dBc at f0 = 1 MHz, for the “baseband” generator.
10. Size I0 to obtain the target swing and repeat step 8 until the simulated HD3
does not change significantly.
11. Insert the mixer design shown in Fig. 4.13. The bootstrapped switch design is
from [50].
12. Add the LFSR random number generator shown in Fig. 4.16 and connect it to
the four current branch rotators.
13. Simulate and evaluate the linearity of the whole system, sweeping the LO
frequency from DC to 1 GHz. Iteratively increase the length of the current
mirror PMOS, the width of switch PMOS and the width of the mixer switch
(MN1 and MN2 in Fig. 4.13) if the linearity criteria cannot be satisfied.
Moreover, the LFSR selection for the DEM should be emphasized. There are four
3-bit current rotators in the proposed design. In order to avoid correlation between
any two control bits and maximize the randomization effort, at least a 12-bit LFSR
should be adopted for the DEM. Therefore, each control bit can be associated to
only one position in the LFSR. It should be noted that the LFSR design pattern is
fixed [101].
Additionally, some detailed schematic or layout design issues are discussed below.
4.3.6.2 Current mirror array
A detailed description of the current mirror array block can be found in Fig. 4.17
(the 3-bit DEM current branch rotator will be explained in Section 4.3.6.3, and the
φi blocks are the expanded current combiner topology (Fig. 4.11), where φi is the
clock assigned to the corresponding switch pair). The current mirror ratio 13 : 15
is achieved by different number of the unit transistors. A unit PMOS transistor has
a size of 4 µm/2 µm. PMOS with this size has an average mismatch deviation (σ)
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Figure 4.17: Full display of the current mirror array arrangement and the layout
patterns.
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around 0.36% according to the design document. Later in Section 4.4.1, we will
analyze that this size value is conservative. Moreover, because 13 + 15 = 28 = 4× 7,
unit transistors of Ia and Ib branches are interleaved as demonstrated in Fig. 4.17.
Total 237 units (13 source units + 28 x 8 branch units) construct the array with 24I0
source for Block1 and Block3, and this array is also duplicated for Block2 with 17I0
source.
4.3.6.3 Current branch rotator
The layout of the current branch rotator is shown in Fig. 4.18. The 3x8 current
multiplexers, which are also demonstrated in Fig. 4.16, consists of PMOS switches
with a size of 6 µm/0.12 µm. The rotated connections follow the pattern shown in
Fig. 4.16.
4.3.6.4 24-phase clock generator
As described in Section 4.3.3, each φi and φi+1 pair has a fixed delay of T0/24
(15◦ phase shift) between them, as shown in the timing diagram (Fig. 4.19). If each
clock is treated as a 0/1 series, we can find a cyclic pattern, which is annotated in
Fig. 4.19. This pattern is achievable by using a cyclic shift register.
The proposed 24-phase clock generator is illustrated in Fig. 4.20. The main part
of the generator is a 24-bit cyclic shift register, consisting of 12 settable D flip-
flops followed by 12 resettable D flip-flops. The active-low RST signal will set/reset
the whole register to 12 ones followed by 12 zeros, and this pattern will be shifted
cyclically at the falling edge of the CLK signal, which has a frequency of 24f0. The
outputs (Q) of 24 bits naturally form the 24-phase clocks, φ0 · · ·φ23. Particularly,
retiming technique [102] is applied to reduce the phase error across different clock
phases. D flip-flop retimers are implemented to sample each bit in the shift register
at the rising edge of CLK.
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Figure 4.20: Schematic of the 24-phase clock generator.
4.4 Non-ideality Analysis
4.4.1 Baseband Current Mismatch and Phase Error
For the “baseband” single tone signal generation, there are two major error
sources–the amplitude error induced by current mirror mismatches and the clock
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Figure 4.21: Definition of the phase error ∆θi.
phase error induced by delays in the clock divider and distribution network. To
analyze the impact factors on the linearity of the generated “baseband” single tone
signal, the current errors are annotated as ∆I{a1,a2,b1,b2}<0..7>. One example has
been shown in Fig. 4.15. Ii is used to represent all current branches switched by
clock φi. The detailed combination pattern can be found in Table 4.1. For example,
we have I0 = +Ia1<0>−Ib1<6>−Ib1<7>. The corresponding error term is denoted
as ∆Ii. Moreover, θi is the phase of the clock φi. φ0...23 are equally distributed clocks,
and thus θi = pi/12 · i, i = 0, 1, . . . , 23. ∆θi is the annotation of the i-th phase error,
which is defined in Fig. 4.21. Consider the Fourier series of the “baseband” output
current IO,
IO(t) =
+∞∑
k=1
Xk cos (kω0t) + Yk sin (kω0t) (4.15)
Noting that Ii = −Ii+12 for i = 0, 1, . . . , 11, Xk and Yk in (4.15) can be expressed as
Xk = − 2
kpi
11∑
i=0
(Ii + ∆Ii) [Mk,i sin (kθi) +Nk,i cos (kθi)] (4.16)
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Yk =
2
kpi
11∑
i=0
(Ii + ∆Ii) [Mk,i cos (kθi)−Nk,i sin (kθi)] (4.17)
Mk,i = cos (k ·∆θi)−(−1)k cos (k ·∆θi+12) , Nk,i = sin (k ·∆θi)−(−1)k sin (k ·∆θi+12)
(4.18)
where Ak =
√
X2k + Y 2k , k = 1, 2, 3, · · · are the magnitude components of IO(t), also
known as the “baseband” components described in Fig. 4.2a and (4.12).
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Figure 4.22: Monte-Carlo simulation results: (a) Ia1<0> branch current deviation,
(b) phase error deviation of φ0, and (c) distribution of the HD3 calculated from the
current and the clock phase mismatches.
Two-hundred runs of Monte-Carlo simulation are carried out to obtain the mis-
match distribution in the current mirror and the clock distribution network; thus, Ii,
∆Ii, and ∆θi can be obtained. It should be mentioned that DEM is not applied in
this analysis. Fig. 4.22 shows the numeric simulation results with the fundamental
“baseband” frequency f0 =1 MHz. Fig. 4.22a demonstrates the simulated percentage
of the deviation from the expected current (∆Ii/Ii · 100%) in branch Ia1<0>. More-
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over, the percentage of the deviation from the expected clock phase in φ0 is also
illustrated in Fig. 4.22b. By applying the statistical data Ii, ∆Ii, and ∆θi to (4.15),
we can obtain the distribution of the IO waveform third order harmonic distortion
(HD3) in Fig. 4.22c. It shows an average of −70 dBc HD3. Further numerical anal-
ysis uses the Monte-Carlo simulation data as a baseline and sweeps the clock phase
error deviation and the current mismatch deviation. The newly generated data is fed
into (4.15), leading to the average HD3 performance, which is shown in Fig. 4.23. It
can be found that, to achieve −70 dBc HD3, about 0.3% errors for both the current
mismatch and clock phase error are required. 0.1% errors make the HD3 below −80
dBc. Moreover, if an error factor is much bigger than the other, it will become the
dominant error source. For instance, 1% current mismatch and 1% phase error result
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in about −60.5 dBc HD3. If the phase error is reduced to 0.03%, we still have −61.4
dBc HD3. Thus, to increase the “baseband” linearity, both of the current mismatch
and the clock phase error should be improved. On the one hand, because the delays
in the clock distribution network are almost fixed after fabrication, lower ω0, which
means longer clock period, can help decrease the percentage of delay errors. On the
other hand, the DEM technique is introduced to alleviate the current magnitude
mismatch when it becomes the dominant error source. To sum up, the mismatched
currents and clock phases are both important factors when dealing with the linearity
of the “baseband” single tone generation.
4.4.2 3-bit DEM Rotator
The DEM technique can randomize the branch currents and thus relaxes the
matching requirement of the current mirrors. However, it also raises the noise floor
of the “baseband” sinusoidal output, deserving further analysis. A behavior model
of the “baseband” synthesizer, which adopts the functionality of the proposed DEM
approach in Fig. 4.16, is implemented with the aforemetioned current mismatch
data (σ = 0.36%). Ideal clock phases are used so as to reveal the intrinsic noise
floor induced by the DEM. Fig. 4.24a and Fig. 4.24b demonstrate the normalized
power spectrum density (PSD) before and after turning on the DEM for one group
of current mismatch data. The DEM reduces the HD3 from a -68 dBc harmonic
tone to a noise floor of -102 dBc. The average noise floor obtained from two-hundred
Monte-Carlo runs is -105 dBc. Moreover, the distribution of ∆Ii will also affect the
noise level. Fig. 4.25 shows the average noise floor versus different current mismatch
deviation. The proposed DEM provides an average 35 dB suppression to the 3rd
order harmonic. To conclude, the DEM technique significantly reduces the HD3
induced by the current mismatch and thus makes the “baseband” synthesizer more
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Figure 4.24: Simulated power spectrum density with current mismatches plus (a)
DEM OFF or (b) DEM ON.
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Figure 4.25: Simulated HD3 suppression by using the proposed DEM technique.
sensitive to the clock phase error. The chosen σ = 0.36% current mismatch deviation
in this design is considered conservative. In other words, the current mirror array
could be designed smaller without much linearity degradation penalty.
4.4.3 Nonlinear Up-conversion
The linearity of the passive CMOS mixer has been analyzed in [103], and its con-
clusion can be applied to the design of the passive mixer in the proposed architecture.
Considering the “baseband” single tone generator is an equivalent current-steering
DAC, the input impedance of the mixer is large due to the current mirror structure.
This impedance is optimal for the mixer’s linearity. Particularly, a low-pass filter
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Figure 4.26: Simulated IM3 of the passive mixer (f0 = 1MHz).
cannot be implemented to purify the “baseband” signal, such as the one proposed
in [44]. Any extra capacitance introduced by an LPF may reduce the mixer’s input
impedance at high frequencies, and, thus, degrade its linearity performance. More-
over, [103] also suggests using low load impedance to improve the linearity. RL =
200 Ω load resistance (see Fig. 4.7) is adopted in this design. It is reasonable for
an on-chip BIST application, which allows the proposed design to drive most DUTs
on chip and significantly reduces the area and power overhead, compared to a 50 Ω
load. LO frequency is also a factor that affects the mixer’s linearity. To evaluate the
mixer’s frequency-dependent linearity degradation, a schematic with only resistive
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load is simulated, compared to another simulation taking the bondwire and the balun
models into consideration. The simulated IM3 obtained on VO and VP at f0 = 1 MHz
are depicted in Fig. 4.26, as well as the detailed schematic. It can be found that the
external components used for test purpose introduce more fluctuation to the output
IM3 due to the changing impedance matching conditions. However, in the on-chip
BIST application scheme, this fluctuation should not be a concern. From Fig. 4.26,
we can find the simulated IM3 keeps increasing when the LO frequency rises. To
the contrary, if given a fixed ω0, the “baseband” HD3 is almost fixed because the
clock phase errors and the current mismatches will not change too much. As the
output linearity is determined by both the “baseband” generator and the mixer, at
high LO frequency, the output IM3 will increase as the mixer dominates the linearity
degradation. While at low LO frequency the output IM3 will keep almost the same,
because the “baseband” becomes the major source of IM3 tones.
4.4.4 Aliasing of the Residue Harmonics
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Figure 4.27: “Fake” IM3 induced by fold-back harmonics.
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In Section 4.2.3, we showed that the first non-cancellable harmonic is pushed to
the 23rd order. As a result, multiple residue harmonics are located at (24k± 1) · ω0,
where k = 1, 2, · · · . The equivalent input of the cascade FIR architecture is a square
wave, the closest two significant harmonics, the 23rd and the 25th order, still have
high amplitudes ( 124k±1), −27.2 dBc and −28.0 dBc, respectively. The up-conversion
mixer adopts the passive switching structure, which has a strong nonlinear mixing
behavior, leading to aliasing issues. By replacing cos(ωLOt) in (4.12) with the Fourier
series of a square wave, 4
pi
∑∞
l=0
1
2l+1 cos [(2l + 1)ωLOt)], the aliasing will spread the
residue harmonics across the whole spectrum, locating at (2l+ 1)ωLO ± (24k± 1)ω0,
where l = 1, 2, · · · . Without a carefully chosen ωLO and ω0, some residue harmonic
may fold back to the IM3 frequency, leading to a high “fake” IM3. As shown in
Fig. 4.27, assuming we have ωLO = 25ω0, the two major tones are at ω1 = 24ω0 and
ω2 = 26ω0, and the IM3 tones emerge at 2ω1−ω2 = 22ω0 and 2ω2−ω1 = 28ω0. If we
have l = 1 and k = 2, the nonlinear mixing first duplicates the “baseband”, centering
at 3ωLO and attenuates the whole band by 9.5 dB. The −47th order residue harmonic
(where the minus indicates the left side band of 3ωLO) of the duplicated band will
fold back to 3ωLO − 47ω0 = 28ω0. It has an amplitude of −43.0 dBc, which is much
higher than the originally suppressed IM3 tone. To prevent having high “fake” IM3
tones, one solution is to set ωLO an integer multiple of ω0, but avoid (12m± 1)ω0 or
(12m ± 2)ω0, where m is an integer number. Fractional multiple of ω0 can also be
used. However, this will make it more complicated to judge whether the “fake” IM3
tones exists. It will also prevent ωLO from being divided to obtain ω0; and thus an
extra clock source is needed.
142
4.4.5 LO Leakage and Imbalance
The analysis above covers different error sources that cause the degradation of
IM3. Apart from the two fundamental tones and the corresponding two IM3 tones
that will appear in the output spectrum, there are some other tones emerging around
ωLO. On the one hand, the usage of a passive mixer raises a concern that the
output waveform VO contains the LO leakage signal, which appears at ωLO. On the
other hand, it is difficult to make a fully symmetric layout design or achieve a 50%
duty cycle LO clock at high frequency; thus, imbalance is introduced to the output
waveform. To take these non-ideal factors into consideration, we can rewrite (4.12)
as
u′′ = u′ +B cos(ωLOt) + C cos [(ωLO ± 2ω0)t] (4.19)
where B is the amplitude of the LO leakage signal, and C is used to approximate
the imbalance. Therefore, by counting A1 and A3, extra terms are added into the
error in (4.13),
ε′ ≈ ε+ 34
k3
k1
[
A3
A1
(
3B2 + 6C2
)
+ 3C2 + 6BC
]
(4.20)
It can be concluded that, even if the LO leakage amplitude (B) is high, the small
coefficient A3/A1 will markedly lower its impact in the two-tone test. More emphasis
should be put on the symmetry of C. Nevertheless, even C > A3, its effect can
be neglected, providing C  A1. This observation makes the design constraint of
the mixer much more relaxed–relative high LO leakage and some asymmetry in the
output waveform are acceptable.
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Figure 4.28: (a) Die photograph, (b) power distribution, and (c) block area distri-
bution of the proposed two-tone generator.
4.5 Experiment Results
The proposed two-tone signal generator is fabricated in 130 nm standard CMOS
technology. The chip die micrograph is shown in Fig. 4.28, and the percentage of
each block’s area and power is also compared. The total silicon area is 0.056 mm2.
From a 1.5 V power supply, the current mirror array draws around 2 mA, while the
mixer consumes a maximum 2 mA at the LO frequency of 1 GHz. The other circuits
are working under a 1.2 V supply.
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Moreover, the test bench is set up as illustrated in Fig. 4.29. The differential
output impedance is set to 400 Ω (200 Ω for each RL). Current biases 17I0 and
24I0 is provided from external sources. Two clock generators feed the test chip with
clocks at f0 and fLO, respectively. A balun with an 8:1 impedance ratio is used to
bridge the synthesizer and the spectrum analyzer.
Measurement results are shown in Fig. 4.30. Fig. 4.30a illustrates that an IM3
of −85.4 dBc is achieved at a relative low LO frequency (fLO=4.8 MHz), and
CLKLF (24f0) is set to 2.4 MHz. The measured IM3 rises to −51.4 dBc when fLO
is increased to 1 GHz, as demonstrated in Fig. 4.30b. Note that a high LO leakage
tone appears at fLO, and the even-order distortion at fLO ± 2f0 also emerge. For
(4.20), we have B = −33.9 dBc, C = −44 dBc, and A3/A1 = −51.4 dBc, yielding
′ ≈  + 34 k3k1A21 × 0.09%. Therefore, even in the worst case, the LO leakage and
fLO ± 2f0 distortion has limited impact on the IM3 measurement. Fig. 4.30c shows
the change of measured IM3 in the fLO range from 48 to 1008 MHz with a fixed
f0=1 MHz. Better than −68 dBc IM3 can be achieved when fLO < 480 MHz. The
results for fLO range from 2.4 to 153.6 MHz are further shown in Fig. 4.30d, in
which the IM3 values with different f0 are also compared. The measured IM3 is <
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-85.4 dBc
(a)
-51.4 dBc
(b)
Figure 4.30: Measurement results: (a) IM3 (fLO=4.8 MHz and f0=100 kHz), (b)
IM3 (fLO=480 MHz and f0=1 MHz), (c) IM3, where fLO is swept from 24 MHz to
1008 MHz (f0=1 MHz), and (d) IM3, where fLO is swept from 2.4 MHz to 153.6 MHz
(10 kHz, 100 kHz, and 1 MHz f0).
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Figure 4.30: Continued.
147
−75 dBc within 76.8 MHz fLO, and IM3 < −80 dBc can further be obtained with
f0 ≤ 100 kHz. These results are close to the simulation results in Fig. 4.22 and
Fig. 4.26. Moreover, it can be concluded that the “baseband” single tone generator
has around −85 dBc IM3 limit, which dominates the linearity for fLO < 100 MHz.
Above 100 MHz, the passive mixer becomes the major contributor of the linearity
degradation. Additionally, the balance between the two-tone amplitudes exhibits <
0.1 dB difference across the whole frequency range.
Section 4.4.1 concludes that the DEM technique can provide a further improve-
ment of linearity when the current mismatch becomes the dominant error source.
Fig. 4.31b shows that the IM3 improves almost 14 dB when the DEM is ON, com-
pared to the results in Fig. 4.31a with the DEM turned off. Around the IM3 tones,
the measured noise floor is about -108 dBc without DEM and it raises 1 dB after the
DEM is turned on. We can conclude that the proposed DEM technique achieves low
induced noise, which is consistent with Fig. 4.24b. Fig. 4.32 further demonstrates
the measured IM3 improvement (for f0 = 100 kHz and f0 = 1 MHz) after turning
on the DEM. As expected, the linearity improvement is significant when the cur-
rent mismatch becomes the dominant error source. While at high LO frequency, the
mixer distortion becomes dominant; and thus the DEM is not as effective as working
at low LO frequency.
Table 4.2 compares the performance of the proposed synthesizer to the other
state-of-the-art works. The reported IM3 upper limits and the corresponding fre-
quency ranges are especially significant. Single-tone sinusoidal synthesizers are also
used as references. Furthermore, to evaluate whether the signal generator is suitable
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DEM OFF
-72.2 dBc
(a)
DEM ON
-86.8 dBc
(b)
Figure 4.31: Measured IM3 of the two-tone signals (fLO = 4.8 MHz, f0 = 100 kHz)
(a) without DEM or (b) with DEM.
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Figure 4.32: Measured IM3 improvement by turning on DEM.
for on-chip BIST application, the Figure of Merit (FoM) in [44] can be modified to
FoMBIST =
fLO(MHz)× 2−IM3(dB)6
Ptotal(mW)× A(mm2)L2
ch
(µm2)
(4.21)
where fLO and IM3 are the characteristic LO frequency and the corresponding re-
ported IM3. Lch is the process node in µm. To sum up, the proposed calibration-free
synthesizer architecture shows comparable linearity performance to the other state-
of-the-art works but has smaller hardware overhead. It is suitable for on-chip linearity
BIST applications.
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4.6 Conclusions
A sine-wave synthesizer is proposed to generate two low-distortion sinusoidal sig-
nals for on-chip linearity BIST. It is driven by only square-wave digital clocks and
can cover a wide frequency range from DC to 1 GHz. A cascade FIR architec-
ture with three 5-taps and one 3-tap current-steering FIR blocks are used in the
“baseband” single tone generator to suppress the 3rd-order component, which has
the most significant impact on the precision of the IM3 two-tone test. Due to the
low frequency “baseband” clock, phase error in the clock distribution network can
be minimized. The dynamic element matching technique is further implemented to
improve matching among current branches in the current mirror array, which imple-
ments the FIR tap coefficients. Thus, strong cancellation of the 3rd-order harmonic
can be achieved without calibration for the single tone. The generated single tone is
then up-converted by a passive mixer using a high speed clock at the LO frequency.
The up-converting produces two sinusoidal tones and the mirroring mechanism guar-
antees balance between the amplitudes of these two tones. Moreover, the compact
synthesizer design, which has only logic gates, MOS switches, and current mirror ar-
ray, is scalable for future advanced IC processes. This approach is one step towards
the built-in self-test and in-situ optimization for integrated circuit design.
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5. CT+DT HYBRID BASEBAND CHAIN USING HARMONIC
CANCELLATION FOR ON-CHIP LINEARITY TEST
5.1 Background
Charge-domain filter (CDF), or discrete-time filter (DTF), is a competitive base-
band architecture of modern multi-mode/multi-band communication systems, which
is attracting a lot of research attention. It consists of several switched capacitor
samplers controlled by multi-phase clocks, achieving finite-impulse-responses (FIRs)
and/or infinite-impulse-responses (IIRs), which are frequency responses. Compared
to the conventional analog continuous-time (CT) filters, DTF’s bandwidth can be
reconfigured by simply changing the sampling clock frequency, which makes it flexi-
ble for software-defined radio (SDR) applications [105, 106]. In addition, high-order
FIR response shows a rapid out-of-band roll-off rate. This characteristic is good for
adjacent channel rejection (ACR) in many communication systems [107].
The z-domain transfer function of an FIR filter α0 + α1z−1 + · · ·+ αnz−n can be
constructed by a combination of delays z−i and tap coefficients αi. Correspondingly,
in a DTF, the MOS switches controlled by delayed clocks represent the delays, while
the capacitance values determine the tap coefficients, as shown in Fig. 5.1. A four-
tap DTF with uniform tap coefficients is proposed in [108]. That work also indicated
that, for a decimation ratio of four, six clock phases (or unit samplers) would have
been sufficient, including four sampling and one decimation phase. Various capaci-
tance values can also be used for different clock phases. [109] demonstrated such a
down-conversion DTF that implements a band-pass FIR transfer function, using six
capacitance values to achieve 11 different filter tap coefficients.
The decimation technique was implemented in down-conversion DTFs [106, 108,
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S2
S1
Sn
Sn+1
… … …
S1 Sn+1
1 
S2
Sn
2
… 
n
Vin Vout
Decimation 
Clock
z-1 z-2 z-n
Figure 5.1: DTF architecture with the decimation technique.
109, 110, 111, 112], in which the output sampling frequency of the DTF was reduced,
which is also illustrated in Fig. 5.1. These DTF designs play a full or partial role
of a down-conversion mixer thereby removing the speed constraint of the baseband
analog-to-digital converter (ADC). However, the reduced output sampling frequency
also prevents the DTF from being cascaded to construct high-order DTFs without
losing bandwidth. To solve this issue, [113] proposed a hybrid DTF architecture,
which adopts a non-decimation DTF as the first stage. A four-stage cascade non-
decimation DTF was further proposed in [107] with a bandwidth calibration scheme.
Moreover, [114] proposed a hybrid baseband chain for long-term evolution (LTE)
applications, which combines a continuous-time low-pass filter (LPF) with a DTF.
On the one hand, the CT LPF was adopted to compensate the passband distortion
of the DTF, achieving a flat in-band response. On the other hand, the DTF is
implemented by a two-stage 3-tap moving average (MA-32) architecture. This hybrid
154
cascade architecture enhances the filter’s stop-band attenuation.
Furthermore, few publications have discussed the on-chip built-in linearity mea-
surement techniques for receiver chains. [19] proposed a built-in linearity optimiza-
tion system, which integrates an envelope detector, an analog-to-digital converter
(ADC), a third-order intermodulation (IM3) calibration unit and an on-chip spec-
trum analyzer, which are introduced in [18]. [18] further analyzed the precision
requirements for both the DAC and the FFT algorithm. However, the IM3 tones
are usually much lower than the major test tones in the receiver linearity test. To
detect the weak IM3 tones, a high resolution ADC and long FFT sampling sequence
are needed, resulting in a significant hardware overhead introduced by the built-in
self-test circuits.
In this section, a dual-mode discrete-time filter with a harmonic cancellation
technique is proposed for a CT+DT hybrid receiver baseband chain; plus a linearity
measurement and design method is constructed based on the behavior of this specific
DTF. The proposed DTF works as the last filtering stage of the CT+DT baseband
chain in the normal operation mode; while in the tone suppression mode, the band-
width of the DTF is changed to suppress the two test tones and thus expose the
IM3 tones. A power detector is used to measure the power of the remaining tones at
the output, achieving the linearity measurement by comparing the output power ob-
tained from the two different modes. This section is organized as follows. The system
architecture and the principle of linearity measurement is proposed in Section 5.2.
The detailed DTF implementation is introduced in Section 5.3. Section 5.5 further
discusses the factors that impact the measurement precision of the proposed method.
Section 5.6 shows the experimental procedures and results, followed by conclusions
in Section 5.7.
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5.2 Linearity Measurement of a Hybrid Chain
5.2.1 Hybrid Chain System Architecture
LNA Mixer
RF front end

CT LPF HC DTF Buffer
Power Detector
Receiver 
Baseband 
Chain
Injected two test tones
LO LO BW
Linearity
Indicator
S2
S1
S3
S4
  
Figure 5.2: Receiver architecture using CT+DT hybrid baseband chain.
Fig. 5.2 illustrates the receiver architecture using a CT+DT hybrid baseband
chain. It consists of an RF front end and two baseband chains for quadrature demod-
ulation. In the baseband chain design, a CT+DT hybrid architecture was adopted,
including a CT LPF and a DTF implementing the harmonic cancellation (HC) tech-
nique. The proposed HC DTF has two modes–the normal operation mode and the
tone suppression mode. In the normal operation mode, the DTF works together
with the CT LPF and provides a high order filter response for the baseband. To
test the linearity of the proposed receiver architecture, the two test tones should be
first injected into the chain, as indicated in Fig. 5.2. The HC DTF can be switched
between the normal operation mode and the tone suppression mode with designated
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sampling frequencies (ωS) to pass or suppress the two test tones, so as to expose the
test tones or the IM3 tones to the following circuit. A power detector is attached to
the end of the proposed baseband chain to measure either tones’ power. In this way,
a composite linearity, which includes all preceding blocks starting from the injection
point, can be observed. It should be emphasized that, the proposed linearity test
mechanism reuses the building blocks of the receiver, and the overhead can be consid-
ered as zero. The power detector is usually adopted in receivers as the received signal
strength indicator (RSSI), while an analog-to-digital converter (ADC) is not used for
the proposed linearity test. In addition, to demonstrate the proposed linearity test
concept, a programmable 2nd-order Tow-Thomas biquad using Miller-compensated
two-stage amplifiers is implemented as the CT LPF in this design. It has a variable
bandwidth of ω0 and a fixed quality factor of Q = 1. According to the analysis in
[114], ωS = 163 ω0 should be set for the HC DTF’s normal operation mode to obtain
the best in-band flatness of the hybrid baseband. The filters’ frequency response and
details about different modes will be further discussed in Section 5.2.3.
5.2.2 Harmonic Cancellation for Two-tone Suppression
The harmonic cancellation technique based on the finite impulse response (FIR)
filter approach has been proposed in [44]. The proposed M -tap FIR filter suppresses
odd order harmonics up to the (2M + 1)th order with designated tap coefficients
ci = cos
(
(i+ 1) pi
M + 1 −
pi
2
)
, (i = 0, 1, ...,M − 1) (5.1)
and a fixed delay of TS/(2M + 2) between two adjacent taps. TS is the period of the
sampling clock, and we have ωS = 2pifS = 2pi · T−1S . According to the analysis in
Section 3.2.3 and Table 3.1, a 3-tap (M = 3) FIR filter has two notching frequencies,
3fS/8 and 5fS/8. Assume this FIR filter is connected to a nonlinear circuit that
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is excited by two tones at 3fS/8 and 5fS/8. Then at the output, the two major
tones will be eliminated, but the IM3 tones at fS/8 and 7fS/8 remain the same.
Therefore, the 3-tap harmonic cancellation FIR filter can be used to conduct an IM3
measurement. The z-domain transfer function of such an FIR filter is defined as
H(z) = 1 +
√
2z−1 + z−2 (5.2)
In the real circuit design, 17/12 can be used to approximate the irrational coefficients
√
2 in (5.2). It leads to only 0.17% quantization error. Furthermore, the detailed
measurement procedure is explained in Section 5.2.3 and the circuit implementation
is introduced in Section 5.3.
5.2.3 Linearity Measurement Method
It should be emphasized that, in the analysis below, ωLO is the local oscillator
frequency and ω0 represents the bandwidth of the continuous-time filter. Moreover,
the simulation results show that the hybrid baseband chain achieves the best in-band
flatness when the sampling frequency of the DTF is set to ωS = 163 ω0. This frequency
is named as the normal operation mode of the DTF.
Fig. 5.3a and Fig. 5.3b show the proposed procedures of the in-band and the out-
of-band IP3 measurement for the proposed hybrid receiver architecture, respectively.
During the in-band IP3 test (Fig. 5.3a), the two tones located at ωLO + 0.6ω0 and
ωLO + ω0 are used as the excitation test signals. Particularly, different from the
traditional in-band IP3 test method, which puts the two test tones at symmetrical
frequencies with respect to ωLO in the double side band (DSB), the proposed method
requires both of the two test tones to remain in the same side band. After the RF
down-conversion, the two major tones are at 0.6ω0 and ω0 in the single side band
(SSB). IM3 tones at 0.2ω0 and 1.4ω0 also emerge. Then, the spectrum that has the
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two test tones and the two induced IM3 tones passes through the HC DTF which
is configured in the normal operation mode (ωS = 163 ω0). Because the power of the
two test tones is much higher than that of the two generated IM3 tones, the power
detector usually picks the strongest test tone power. Moreover, the HC DTF can also
be configured to the in-band IP3 tone suppression mode, which sets ωS = 85ω0. In
this case, the HC DTF notches 0.6ω0 and ω0. The two major tones are suppressed,
and thus, the IM3 tone power is exposed to the power detector. Particularly, the
IM3 tone at 0.2ω0 falls inside the CT filter bandwidth ω0. It can be detected without
significant loss. The out-of-band IP3 test follows a similar procedure, except that
the test tones are moved to ωLO + 1.5ω0 and ωLO + 2.5ω0. Correspondingly, the tone
suppression mode for out-of-band IP3 configures the HC DTF with ωS = 4ω0, so as
to eliminate the two test tones (Fig. 5.3b). In this case, the IM3 tone at 0.5ω0 falls
inside the bandwidth ω0. To conclude, with the designated two tone excitations,
the normal operation mode feeds the test tone power to the power detector, while
the tone suppression mode outputs the IM3 tone power. Fig. 5.4a, Fig. 5.4b, and
Fig. 5.4c further illustrate the composite frequency responses of the baseband chain
in the normal operation, the in-band IP3 tone suppression, and the out-of-band IP3
tone suppression modes. The positions of the two test tones are also annotated
in these figures. It should be noted that the DTF not only carries the harmonic
cancellation response but is also attenuated by a sinc-like response due to the zero-
order-hold mechanism, which is discussed in [114]. The two suppressed test tones
and the residual IM3 tones are also annotated in Fig. 5.4b and Fig. 5.4c.
5.2.4 Circuit Implementation
To verify the conceptual linearity test method, a single receiver baseband path is
implemented with a 2nd-order programmable active-RC biquad and a HC-32 DTF.
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Figure 5.4: Frequency responses with different sampling clock settings: (a) Normal
operation mode (ωS = 163 ω0), (b) test tone suppression for in-band IP3 test (ωS =8
5ω0), and (c) test tone suppression for out-of-band IP3 test (ωS = 4ω0).
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Figure 5.5: Schematic of the Tow-Thomas LPF biquad and the Miller-compensated
amplifier.
The schematic of the active-RC biquad and the detailed amplifier design are demon-
strated in Fig. 5.5, where VCM is the common mode reference voltage and VCMFB
is the voltage from the common mode feedback (CMFB) loop. The HC-32 DTF
improves the MA-32 architecture in [114]. Compared to the MA-32 DTF, HC-32
DTF uses more clock phases but fewer capacitors, which is more area efficient. The
implementation of the HC-32 DTF is introduced later in Section 5.3.
5.3 Evolutionary Charge-domain Filter Design
5.3.1 5-phase MA-32 Filter
[114] proposed a two-stage 3-tap switched capacitor (SC) moving average (MA-32)
filter. It has two identical stages, and the final z-domain transfer function can be
derived as
HMA-32(z) =
1
2 ×
1
3
(
1 + z−1 + z−2
)
× 13
(
1 + z−1 + z−2
)
(5.3)
where the 1/2 attenuation is because of the charge transfer between two stages. In the
real circuit implementation, multi-phase clocks are used to implement the unit delay
162
Group1
S1 S2
S3CS
S1 S3
S4CS
S1 S4
S5C11
S2 S5
S1CS
S2 S3
S4CS
S2 S4
S5C12
S3 S5
S1CS
S3 S1
S2CS
S3 S4
S5C13
S4 S5
S1CS
S4 S1
S2CS
S4 S2
S3CS
S5 S3
S4CS
S5 S1
S2CS
S5 S2
S3CS
S1 S2
S3CS
S1 S3
S4CS
S1 S4
S5
S2 S5
S1CS
S2 S3
S4CS
S2 S4
S5
S3 S5
S1CS
S3 S1
S2CS
S3 S4
S5
S4 S5
S1C21
S4 S1
S2C22
S4 S2
S3C23
S5 S3
S4CS
S5 S1
S2CS
S5 S2
S3CSCS CS CS
Group2
I in
Iout
Charge   Sharing
(a)
S1 S2 S3 S4 S5
Iin Share ResetC11
SW
Iin Share ResetC12
Iin Share ResetC13
Reset Share IoutC21
Iout Reset ShareC22
Iout Reset ShareC23
(b)
Figure 5.6: Minimum two-stage MA-32 filter with (a) filter architecture and (b)
timing diagram for the five-phase MA-32 filter.
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(z−1). six-phase clocks are used in [114]. However, as discussed in [108], to achieve
the three delays in (5.3), three sampling phases and one decimation (charge sharing)
phase are required. In addition, for the type of current input DTF, an extra reset
phase is needed. Therefore, five-phase clock is the minimum requirement needed to
achieve the frequency response of (5.3). The minimum MA-32 filter is demonstrated
in Fig. 5.6a. It consists of multiple SC cells, in which a capacitor is connected to
three MOS switches to conduct different operations. Fig. 5.6b demonstrates the full
five-phase clock cycles containing S1, . . . , S5 and the corresponding operations. Si
indicates that the switch is only activated (turned on) during the i-th clock period
as shown in Fig. 5.2.
As shown in Fig. 5.6a, dashed boxes of Group 1 and Group 2 demonstrates one
path of the charge transfer. The Group 1 array in the first stage contains C11, C12
and C13. C11 is charged (through Iin) during the clock phase S1. Then, C12 is charged
during S2, and C13 is charged by S3. Si+1 is Si delayed by a unit clock period, which
is equivalent to z−1. S4 sums the charges of Group 1 and shares them to Group 2.
The sum-and-share achieves the transfer function
H(z) = C13 + C12z
−1 + C11z−2
C13 + C12 + C11
(5.4)
For the MA-32 filter, we have C11 : C12 : C13 = 1 : 1 : 1. Moreover, the charge
sharing operation only transfers half of the charges from Group 1 to Group 2; thus,
the proposed MA-32 filter has a 6 dB attenuation. After the S4 sum-and-share
operation, C11, C12 and C13 in Group 1 can be reset in any phase before their next
charging phases, such as S5 shown in Fig. 5.6b. At the same time, the charges on
C21, C22 and C23 in Group 2 will be outputted (discharged through Iout) one-by-one
to the next stage, followed by the reset operations. It should be noted that, except
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for the sum-and-share S4 phase, the Group 1 capacitors and Group 2 capacitors are
isolated from each other. To sum up, a five-phase operation is the minimum setting
for (5.3). Three charging/discharging phases are needed to achieve the three delays.
The sum-and-share phase is adopted to transfer charges from the first stage to the
second, and the reset phase is used to clear the capacitor before the next charging
or sharing. In addition, the non-decimation operation principle requires the DTF to
sample the input at all five clock phases, leading to five duplicated paths of Group 1
and Group 2. The total hardware cost of the minimum two-stage five-phase MA-32
filter is 30 capacitors plus 90 switches.
5.3.2 8-phase MA-32 Filter
On the one hand, as metioned previously, the five-phase clock is the minimum
configuration for the transfer function (5.3). In other words, more phases can be used
for the moving average (MA) filter, although the increased phase number leads to
more SC cells, which consume more area. A six-phase design has been demonstrated
in [114]. On the other hand, Section 5.2.2 indicated that a 3-tap FIR HC architec-
ture requires a fixed delay of TS/8 between adjacent taps to achieve the notching
frequencies, 3fS/8 and 5fS/8, precisely. Therefore, we take the first step and extend
the MA-32 filter, which gives us eight phases, achieving the designated TS/8 delay
for every SC cell. Fig. 5.7 demonstrates the extended eight-phase MA-32 filter with
clock phases S1, . . . , S8. Similar to the five-phase configuration, Group 1 and Group
2 SC arrays are annotated to indicate a single path of the charge transfer. The cor-
responding timing diagram is also illustrated in Fig. 5.9a. S1, S2 and S3 are assigned
to charge C11, C12 and C13. S5, S6 and S7 are used to discharge C21, C22 and C23. S4
remains the sum-and-share operation for all six capacitors. Moreover, the increased
number of phases makes it more flexible to allocate the reset phases, which should
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be between S4 and the corresponding charge/discharge phases. Fig. 5.9a shows an
arrangement of the reset phases, although it is not the only scheme. This eight-phase
MA-32 filter consists of 48 capacitors and 144 switches.
5.3.3 Stage Compaction and HC-32 Filter
Although the eight-phase MA-32 filter (Fig. 5.7) takes up more area than the
five-phase filter (Fig. 5.6a), it is one important step towards a more compact design.
First of all, moving all capacitors’ reset phases to S8 will not change the behavior of
this filter. After this change, S1, S2 and S3 are assigned to solely charging operations
(Iin), which has no impact on Group 2 capacitors. Meanwhile, S5, S6, and S7 are
associated with only discharging operations (Iout), during which Group 1 is kept
intact. To the contrary, S4 and S8 now involves all capacitors, regardless of the
group. This means that Group 1 capacitors can be reused for S5, S6, and S7, and
the second stage can be removed. As a result, the eight-phase DTF architecture after
compaction is demonstrated in Fig. 5.8, and the modified timing diagram is shown in
Fig. 5.9b. Furthermore, harmonic cancellation technique is adopted to construct the
proposed HC-32 DTF. C11 : C12 : C13 = 1 : 17/12 : 1 is chosen to achieve the specific
tone suppression frequency responses illustrated in Fig. 5.4. This ratio is maintained
for all eight duplicated groups, which are indicated by two different capacitor sizes
in Fig. 5.8. In the circuit design, the smaller capacitor is 302 fF with a 12 µm x
12 µm area, while the larger one is 427 fF with a 17 µm x 12 µm area. To sum
up, the proposed compact eight-phase HC-32 DTF consumes 24 capacitors and 96
MOS switches, which is even smaller than the “minimum” five-phase MA-32 solution.
Different types of DTF and the corresponding hardware costs are summarized and
compared in Table 5.1. It should be mentioned that the proposed HC-32 filter has
no attenuation, compared to the 6 dB attenuation in MA-32 filter due to the charge
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Figure 5.9: Timing diagram for DT filters: (a) Eight-phase MA-32 filter and (b)
compacted 8-phase HC-32 filter
being shared to the capacitors in the second stage.
Table 5.1: Hardware cost comparison of the DTF architectures
Archtecture No. of Capacitors No. of Switches
Five-phase MA-32 30 90
Six-phase MA-32 [114] 36 108
Eight-phase MA-32 48 144
Eight-phase compact HC-32 24 96
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5.4 Design Procedure
5.4.1 Operational Amplifier
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Figure 5.10: Detailed schematic of the the Miller-compensated amplifier.
To demonstrate the proposed hybrid baseband chain, an active-RC CT LPF
biquad is implemented. For simplicity, each amplifier in the biquad adopts the dif-
ferential miller-compensated two-stage architecture, which is illustrated in Fig. 5.10.
It should be mentioned that, the bandwidth of the programmable LPF is designed
up to 30 MHz. At least 10 times, 300 MHz, is required for the amplifiers’ gain-
bandwidth product (GBW). We design the amplifier with some margin, and thus
extend the GBW to 500 MHz. In addition, the supply voltage is 1.2 V, and we
assign each amplifier with 1 mA current budget.
Firstly, judiciously assign currents to each branch, considering Ibias = 12 µA. Set
the first-stage-to-second-stage current ratio to 1:16, and the common mode feedback
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(CMFB) amplifier consumes half current of the first stage. Therefore, we have
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:
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L
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:
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L
)
P3
= 1 : 2 : 2 : 4 (5.5)
To reduce the area occupied by the NMOSFETs, self-cascode structure [115] is
adopted to achieve high current factor (IN1 : IN2 = 1 : 16),
(
W
L
)
N1
:
(
W
L
)
N2
:
(
W
L
)
N3
= 1 : 8 : 1 (5.6)
As a result, the total current drawn by an amplifier is 876 µA, which is below the
current budget. The current for the first stage is 48 µA, and the second stage draws
768 µA, respectively. At the very beginning, the CMFB feedback is disconnected.
Instead, VCMFB is connected to VBN , and N3 is set to the same size as that of N1.
L = 0.6 µm is set for all current mirror transistors, including P1, P2, P3, P6, N1, N2,
and N3, to obtain accurate current copy. For the IBM 130 nm process, the mobility
of an NMOSFET is 440 cm2/V · s, and the mobility of a PMOSFET is 94 cm2/V · s,
which is approximately 1/4 of that of the NMOSFET. Therefore, WP1 = 1.2 µm and
WN1 = 1.2 µm are set as the start points. The other current mirror transistor sizes
can be obtained proportionally.
Moreover, to design the biquad using the ideal transfer function, the amplifier
should have a high DC gain. Assume the total gain of the Miller-compensated
amplifier is 50 dB. Distribute it between the two stages,
Av1 = gm,P4 · (rds3||rds,P4) = 30 dB
Av2 = gm,P5 · (rds,N2||rds,P5) = 20 dB (5.7)
where rds3 is the equivalent output impedance of the cascode N3 transistors. To
171
VGS VDS
IDSN3
N3
Figure 5.11: IDS vs VDS simulation result for N3 casecode transistors.
obtain the corresponding rds, the curve of IDS versus VDS is simulated. In this
design, the current passing through N3 is 24 µA. VGS is first set to match the branch
current at about VDS = 600 mV. The test bench schematic and the simulation result
are shown in Fig. 5.11. Thus, we have rds3 ≈ 280 kΩ. Similarly, the current passing
through N2 is 384 µA, and the simulation result gives rds,N2 ≈ 9.65 µΩ. Finally, we
have gm,P4 ≈ 1.13× 10−4 Ω−1 and gm,P5 ≈ 1.04× 10−3 Ω−1. The transistor sizes can
be calculated,
gm =
√
2µCox
(
W
L
)
IDS (5.8)
where µ = 94 cm2/V · s and Cox = SiO2/tox = 1.03 × 10−2 F/m2, and IDS is the
bias current. Assuming rds3 = rds,P4 and rds,N2 = rds,P5 for (5.7), (W/L)P4 ≈ 6 and
(W/L)P5 ≈ 30 can be used as the start point. L = 0.36 µm is set for P4 and P5. In
addition, R3 resistors are added to measure the output common mode voltage. R3
should be set 10 times of rds,N2||rds,P5, so as to avoid the loading effect. R3 is set to
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48 kΩ here.
As mentioned previously, 500 MHz GBW is the design target. the capacitance
value of C1 can be derived from
GBW · 2pi = gm,P4
C1
= 500MHz. (5.9)
C1 = 36 fF is relatively small and thus we’ll try increasing gm,P4 in the following
iterative design steps.
The initial design of the CMFB amplifier simply copies half of the first stage in
the main amplifier. In other words, the sizes of N4, P6 and P7 are half of the sizes
of N3, P3 and P4, respectively. Later, R1 is added to improve the phase margin of
the main amplifier. VCMFB is connected as shown in Fig. 5.10. C2 and R2 are also
added to induce a zero in the CMFB (a.k.a. DC offset cancellation (DCOC)) loop,
making the loop more stable.
Figure 5.12: Simulated transfer function of the miller-compensated amplifier.
173
Figure 5.13: Simulated transfer function of the amplifier’s DCOC loop.
After several iterative design steps, the final simulated transfer function of the
amplifier is shown in Fig. 5.12. The DC gain is 47 dB, the gain-bandwidth product
(GBW) is around 516 MHz, and the phase margin is 46◦. The stability of the DCOC
loop is also simulated and its transfer function is illustrated in Fig. 5.13. The DC
gain of the DCOC loop is 70 dB, having a bandwidth of 134 MHz and a loop phase
of 39◦. Simulation results are summarized in Table 5.2. Table 5.3 summarizes the
final design parameters for all components.
Table 5.2: Summary of the Miller-compensated amplifier parameters
Parameter Value
DC gain 47 dB
Gain-bandwidth 516 MHz
Phase margin 46 deg
DCOC loop gain 70 dB
Loop gain-bandwidth 134 MHz
Loop phase 39 deg
174
Table 5.3: Design parameter of the Miller-compensated amplifier
Comp. Parameter (W/L) Value Comp. Parameter (W/L) Value
P1 1.6 µm/0.6 µm N2 12.8 µm/0.5 µm
P2 3.2 µm/0.6 µm N3 3.2 µm/0.5 µm
P3 6.4 µm/0.6 µm N4 1.6 µm/0.5 µm
P4 8 µm/0.5 µm R1 0.4 µm/0.8 µm 1.03 kΩ
P5 12.8 µm/0.36 µm C1 8.5 µm/5.24 µm 95.6 fF
P6 3.2 µm/0.6 µm R2 0.2 µm/4.5 µm 9.69 kΩ
P7 2 µm/0.5 µm C2 11.5 µm/20 µm 481.4 fF
N1 1.6 µm/0.5 µm R3 0.4 µm/9 µm 34.3 kΩ
5.4.2 Programmable CT Filter
3.6 kOhm x 8
3.6 kOhm x 4
3.6 kOhm x 2
3.6 kOhm x 1
R<0>
R<1>
R<2>
C<1>
C<2>
C<0>
C<3>
680 fF x 1
680 fF x 2
680 fF x 4
680 fF x 8
Figure 5.14: Configuration of the capacitor and resistor arrays.
The LPF biquad architecture has been demonstrated in Fig. 5.5. Its transfer
function is
HCTF (s) =
Vout
Vin
= GLPF
s2 + ω0
Q
s+ ω20
(5.10)
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where the DC gain, the bandwidth, and the quality factor are defined as
GLPF = −RQ
RK
, ω0 = (R1R2C1C2)−1 , Q =
√√√√ R2QC1
R1R2C2
(5.11)
In this design, Q = 1, we have RK = RQ = R1 = R2 = R and C1 = C2 = C.
Therefore, all resistor arrays reuse the same design. Each array R has three control
bits. The unit resistor is selected equal to the output impedance of the Miller-
compensated amplifier, 3.6 kΩ, and thus it will not induce a significant loading effect
even the biquad is set to the maximum bandwidth. The four capacitor arrays are
also identical, and each has four control bits. The configuration of the resistor and
the capacitor arrays are shown in Fig. 5.14. The programmable RC time-constant
can cover the bandwidth from 500 KHz to 30 MHz. Finally, the layout of the 2nd
order Tow-Thomas LPF biquad is demonstrated in Fig. 5.15.
5.4.3 HC-32 DT Filter
The proposed HC-32 DT Filter consists of a 8-phase clock generator and a switch-
capacitor (SC) array. The 8-phase clock generator is similar to the 24-phase version
introduced in Fig. 4.20.
One critical design issue of the proposed DTF is how to select the capacitance
value of the SC array at the beginning. We can find that the total sampling capaci-
tance of the HC-32 DTF during one clock phase (C11 +C12 +C13 in Fig. 5.8) is equal
to the filter’s load, CL. Consider the CT LPF has a maximum output swing (∆A)
of 0 dBm (632 mVpp) and a maximum bandwidth (f3dB) of 30 MHz. The maximum
derivative of the CT LPF’s output sinusoidal waveform is 2pif3dB ·∆A. Assuming all
the current of the amplifier’s second stage, Ids,P5 = 384 µA, is used to charge CL, to
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Figure 5.15: Layout of the CT LPF biquad.
avoid a significant in-band distortion, we can derive the slew rate constraint,
SR = Ids,P5
CL
≥ 2pif3dB ·∆A (5.12)
As a result, CL ≤ 3.2 pF is the upper limit for the capacitance value.
Furthermore, the schematic of the switched capacitor array is illustrated in Fig. 5.8
and the corresponding layout is demonstrated in Fig. 5.16. In the layout, each row
represents one column in Fig. 5.8. To implement the differential circuitry, the ca-
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Figure 5.16: Layout of the HC-32 DT Filter.
pacitor number is doubled. Common-centroid layout pattern is used as indicated by
“+” and “-”, representing the positive and the negative half respectively.
It should be mentioned that, in this design, the Gm stage between the CT LPF
and the HC-32 DTF is not implemented for the sake of simplicity and low area
overhead. As shown in Fig. 5.17a, in this design, the HC-32 DTF directly samples
and holds the output of the CT LPF, while a PGA is inserted into the chain of
[114] (Fig. 5.17b), playing the role of a 1st order integration. This Gm stage is an
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Figure 5.17: Hybrid baseband chain architecture (a) without the integration stage
or (b) with the integration stage.
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Figure 5.18: Comparison of the frequency responses between the baseband chains
without and with the integration stage.
additional LPF transfer function applied to the baseband chain,
Hint(s) =
gmrO
srOCL + 1
(5.13)
where rO is the output impedance of the Gm stage. This integration stage can
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further suppress the high-frequency interference. If gmrO = 1 and (rOCL)−1 = 2ω0,
the baseband chain frequency responses without (the same as Fig. 5.4a) and with the
integration stage are compared in Fig. 5.18. However, this extra Gm stage suffers
from the degraded sinc-type function due to the limited rO [116].
5.5 Analysis of Measurement Precision
5.5.1 Notching Degradation
5.5.1.1 Capacitance Mismatch
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Figure 5.19: Monte-Carlo simulated small-signal two-tone suppression at 3f0 and 5f0
(fS = 8f0).
Even after the compaction procedure proposed in Section 5.3.3, there still remains
24 capacitors in the proposed HC-32 DTF architecture. Capacitance matching is
sensitive to the PVT variations. Mismatches will lead to the finite attenuation at
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the notching frequency points as discussed in [44]. To evaluate the impact of the
PVT variations, two-hundred runs of Monte-Carlo simulation are carried out to
obtain the frequency responses of the proposed HC-32 DTF. Attenuation at the two
notching frequency points, 3f0 and 5f0, is examined, where the sampling frequency
fS = 8f0 = 8 MHz. Small-signal simulation results are depicted in Fig. 5.19. An
average of 56.6 dBc attenuation can be observed from the higher residual tone, either
at 3f0 or 5f0.
5.5.1.2 DTF Sampling Frequency
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Figure 5.20: Simulated small-signal tone suppression at 3f0 versus the sampling
frequency, fS = 8f0 is swept from 8 MHz to 800 MHz. Four cases were arbitrarily
picked from the Monte-Carlo simulation results.
The sampling frequency will also affect the notching characteristic of the proposed
HC-32 DTF. Four matching conditions of the capacitors are arbitrarily picked from
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the aforementioned Monte-Carlo simulations, and the sampling frequency is swept
from 8 MHz to 800 MHz. The small-signal simulation results are shown in Fig. 5.20.
We can find that the filter’s attenuation at 3f0 starts degrading when f0 = 10 MHz
(fS = 80 MHz). The higher the sampling frequency fS is the lower the suppression
is.
5.5.2 Measurement Precision
To obtain the IP3 point, the conventional IP3 measurement method adopts the
extrapolation, which is demonstrated in Fig. 5.21a. Two test tones are injected
into the circuit-under-test (CUT), and the input power (PIN) is swept. The CUT’s
output is connected to a spectrum analyzer to read out the output power (POUT ) of
the test tones and the IM3 tones. At low PIN , the power increment of the IM3 tones
is roughly three times of that of the test tones (with a slope of k). Draw extended
lines across the measured points at slopes of k and 3k separately. These two lines
will intercept at the 3rd order interception point (IP3).
A similar procedure can be applied to the power detector (PD) based measure-
ment method proposed in Section 5.2.3. However, as discussed in Section 5.5.1, the
notching of the proposed HC-32 DTF is not ideal; thus, the suppression on the two
test tones are limited. The impact of the limited suppression is demonstrated in
Fig. 5.21b for the proposed linearity test methodology. When PIN is low, the PD
output is dominated by the residual test tone power but not the IM3 tone power.
Therefore, the interception method should be modified accordingly. We cannot use
measurement data points to extend the 3k-slope line. Instead, draw a straight line
tangent to the PD output curve at the point X, where the PD curve’s slope is closest
to 3k.
On the one hand, we can find in Fig. 5.21a that when PIN increases, the IM3
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Figure 5.21: IP3 measurement methodology: (a) Conventional measurement method,
(b) PD-based measurement method, and (c) PD-based measurement induced error.
tone power doesn’t follow the 3k slope any more. The distortion pattern may be
different, depending on the different CUT architectures. On the other hand, based
on the power detector output, the IM3 tone power may overtake the residual test
tone power after the former has started distorting, as illustrated in Fig. 5.21c. This
induced an error ∆ in the interception method. It should be noticed that, the higher
the actual IP3 value is, the larger the ∆ is. Although it cannot guarantee an absolute
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IP3 value as accurate as that obtained by a spectrum analyzer, the proposed PD-
based IP3 measurement method can still be used as an indicator of the linearity
performance. Higher measured value means better linearity and vice versa. Later
in Section 5.6, the experimental results will show its application in the linearity
optimization.
5.6 Experiment Results
Mixer40 µm
50 µm
HC-3
2
 DTF
CT LPF
220 µm
250 µm
310 µm
Figure 5.22: Die photograph of the proposed baseband chain.
To verify the concept, one path of the proposed CT+DT baseband chain was
fabricated in 130 nm standard CMOS technology. The chip die micrograph is shown
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Figure 5.23: Configuration of the chip test bench.
in Fig. 5.22. The total silicon area is 0.146 mm2, in which the HC-32 DTF occupies
310 µm x 220 µm, and the programmable CT LPF occupies 310 µm x 250 µm.
The chip test bench configuration is demonstrated in Fig. 5.23. The common mode
voltage VCM is connected outside the chip so as to achieve the tunability of the
baseband linearity performance. A logarithmic amplifier AD8307, which maps the
input power (in dBm scale) to the output voltage VPD (in voltage scale), is the power
detector.
The baseband chain is configured to a bandwidth (f0) of 6 MHz. Test signals
with two tones, located at 3.6 MHz and 6 MHz, are injected into the CT LPF. The
DT filter is first set in the normal operation mode, applying the sampling clock at
16f0/3 = 32 MHz. The output spectrum of the baseband chain is shown in Fig. 5.24a.
Then the in-band IIP3 measurement puts the DT filter in tone-suppression mode.
The sampling clock is reduced to 8f0/5 = 9.6 MHz, and the corresponding measured
spectrum is demonstrated in Fig. 5.24b. The suppression on the two test tones is
about 40 dB.
Detailed IIP3 measurement is conducted by sweeping the input test tone power
from −15 to 2 dBm. Experimental results at VCM = 400 mV are shown in Fig. 5.25.
Fig. 5.25a demonstrates the power values measured by the spectrum analyzer and
the measured in-band input IP3 (IIP3) is +15.5 dBm, as indicated in the plot. Cor-
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Figure 5.24: Measured output spectrum of the proposed baseband: (a) Normal
operation mode and (b) tone-suppression mode for in-band IIP3 measurement.
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Figure 5.25: In-band IIP3 measurement results: (a) IIP3 measured by a commercial
spectrum analyzer and (b) IIP3 measured by the proposed PD-based method.
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Figure 5.26: In-band IIP3 measurement results: (a) IIP3 measured by a commercial
spectrum analyzer and by the power detector and (b) normalized IIP3 measurement
results.
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respondingly, the proposed PD-based measurement gives an approximate IIP3 value
of +11.3 dBm as shown in Fig. 5.25b. The measured curves and the errors are consis-
tent with the description in Section 5.5.2. The IIP3 measurement using a spectrum
analyzer and the PD-based measurement are compared in Fig. 5.26a. Mismatch oc-
curs between the two groups of measured values. However, Fig. 5.26b shows that if
values in each group are normalized to the maximum value, the normalized IIP3 are
well matched between the two groups. This means that the proposed PD-based lin-
earity measurement can still be used as a linearity indicator and adopted to optimize
the circuit’s performance. Fig. 5.26b shows that
the proposed baseband achieves the best linearity when VCM ranges from 450 to
500 mV.
The complete frequency response of the proposed hybrid baseband is illustrated in
Fig. 5.27. The normal operation mode and the tone suppression mode are compared.
The response for in-band IP3 measurement setting is shown in Fig. 5.27a, while the
response for out-of-band IP3 measurement setting is shown in Fig. 5.27b.
5.7 Conclusion
A continuous-time (CT)+discrete-time (DT) baseband chain is proposed with
the testability of chain linearity performance. The proposed DT filter implements
a 3-tap harmonic cancellation architecture tuned by a variable sampling frequency.
The compacted architecture adopts the minimum number of capacitors for the same
filter behavior among possible solutions. Different sampling frequencies switch the
DT filter between the normal operation mode or the tone suppression mode. In
the tone suppression mode, the DT filter notches the two test tone signals as they
pass through the IM3 tones. A power detector is adopted to pick either the test
tone power in the normal operation mode or the residual IM3 tone power in the
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Figure 5.27: Measured frequency response of the proposed baseband: (a) Normal
operation and tone suppression mode for in-band IP3 measurement and (b) normal
operation and tone suppression mode for out-of-band IP3 measurement.
190
tone suppression mode. A comparison between the two types of measured power
indicates chain linearity, which can be used to optimize chain performance. Moreover,
the proposed design fully utilizes all existing components in a hybrid receiver chain
and thus has zero overhead for the additional testability. This approach represents
one step in the right direction for built-in testing/optimization of integrated circuit
design.
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6. ANALOG LTI SYSTEM AC/DC BIST BASED ON A TIME-TO-DIGITAL
CONVERTER
6.1 Background
Testibility is a very important concern in modern IC design. As the complexity
of integrated digital systems have increased tremendously in last decades, digital
on-chip built-in self-test (BIST) techniques have been well researched to reduce the
testing cost and accelerate product time-to-market [2]. However, for analog BIST,
current solutions are not mature compared to their digital counterparts. On one
hand, analog excitation and output response are not 0/1 series but continuously
changing waveforms. This imposes a complex design of the test pattern generator
(TPG) and output response analyzer (ORA). On the other hand, multiple functional
tests are preferred to characterize the full capability of an analog circuit. Therefore,
to build an analog BIST system is to make a trade-off between hardware overhead
and functional testability.
One interesting approach is the on-chip spectrum analyzer, a fully integrated test
system which imitates an external spectrum analyzer. In this approach, a phase-
locked loop (PLL) with frequency sweep ability drives a signal generator (SG) to
output sinusoidal waveform and excite the circuit-under-test (CUT). The CUT’s
output is down-converted, filtered, amplified, and fed into an envelope detector or
an analog-to-digital convertor (ADC) [4][51]. Moreover, direct digital synthesizer
(DDS) is another way of generating the excitation signal. Instead of PLL and SG, a
memory block and digital-to-analog convertor (DAC) are required to store and replay
the waveform. [117] demonstrates the ability of measuring the CUT’s linearity (IP3)
by applying multi-tone DDS. On-chip spectrum analyzer is a very powerful BIST
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tool designed to do most measurement tasks that an external instrument can do.
Nevertheless, long test time and huge hardware overhead remain open problems. In
[64], an on-chip spectrum analyzer occupies a significant 7.75% of the whole chip
area. Furthermore, complicated BIST design raises a paradox–how to verify the
analog block itself in the BIST. On the contrary, oscillation-based BIST (OBIST) is
a light-weight solution with very low overhead [118]. In an OBIST circuit, a proper
feedback network is connected to the CUT to make the CUT oscillate. By measuring
the amplitude and oscillation frequency, fault in the CUT is detected. However, the
major problem of OBIST is its specificity. Different CUTs require different feedback
networks, which increases the design complexity for a SoC containing multiple analog
blocks.
A time domain test [41, 119, 120, 121] is an alternative solution for compact
on-chip analog BIST, as it’s possible to remove the bulky frequency-sweep and ADC
components. To detect faults in analog circuits, [41] suggested generating an impulse
response. However, an ideal impulse is difficult to generate in practice. Instead, [119]
utilized a square waveform, and [120] established principles for a ramp response
test. Compared to a sine wave, harmonics of a step or ramp will spread across
the whole spectrum. Applying such waveform is equivalent to running a frequency
sweep without FS, SG or DDS. Besides, recent research focuses on time-to-digital
converter (TDC), which is fully compatible to digital circuits, to do the time-domain
measurement [121]. TDC’s time resolution increases with the scaling down of the IC
process. However, in [121], the author proposed a TDC-based BIST technique only
for on-chip DC voltage measurement.
In this section, we take a more general approach to characterize on-chip linear-
time-invarient (LTI) analog blocks for both DC gain and pole/zero positions via delay
measurement. System architecture is very compact with respect to the CUT, con-
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taining only a DAC for ramp generation and a TDC for delay measurement. Ramp
signal is used to excite the CUT. Then, the measured input-to-output delay reveals
pole/zero positions, and the ramp rise time can predict the CUT’s voltage gain.
Although a step excitation is much easier to obtain, ramp signal is preferred from
a systematic view, because the step response involves an exponential term, which
requires not only basic algebra but also an exponential equation solver, increasing
the complexity of data processing. In addition, ramp excitation can use only simple
inverters for voltage comparison in the measurement block, and an error cancellation
technique is further developed to eliminate errors with variable ramp slopes.
6.2 Proposed Analog BIST Approach Using Only Digital I/O
6.2.1 System Architecture
The full conceptual architecture of the proposed analog BIST is demonstrated in
Fig. 6.1(a). A differential ramp is generated by a clock-driven ramp generator and
is fed to the input mIN of the CUT. mOUT is the output ramp of the CUT. The
following Trigger/Multiplexer (T/M) block is an interface between the CUT and the
TDC. It adopts two comparators with different threshold voltages VT1 and VT2, and
converts analog ramps to time delay. This time delay signal is then sent to the TDC
block. A ring-oscillator TDC is implemented to digitalize the delay time between its
inputs, START and STOP, and the result is read by an external digital automatic
test equipment (ATE). Data is processed by the ATE and interpreted to the CUT
performance. The whole BIST system is fully digital except for the output buffers
of the ramp generator, which are used to drive the CUT.
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(a)
(b) (c)
Figure 6.1: Proposed BIST approach: (a) BIST system architecture, (b) DC gain
measurement, (c) td measurement with error cancellation.
6.2.2 Time-domain measurement principle
An LTI system can be described by a s-domain transfer function, which has a
general form of
H(s) = A0
(
1 + s
z0
) (
1 + s
z1
)
· · ·
(
1 + s
zm
)
(
1 + s
p0
) (
1 + s
p1
)
· · ·
(
1 + s
pn
) (6.1)
Measurement of an LTI system yields information on its gain A0, poles pi and zeroes
zj. For (6.1), if input is a ramp with slope k, x(t) = kt, then the output ramp
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response is r(t) = kL −1
[
1
s2H(s)
]
, where L −1 () is the inverse Laplace transform.
For instance, a simple LTI system A0 (1+s/z0)(1+s/p0) , which has one real pole p0, one real
zero z0 and DC gain of A0, generates the ramp response (t ≥ 0)
r(t) = kA0
[
t−
(
1
p0
− 1
z0
)
+
(
1
p0
− 1
z0
)
e−p0t
]
(6.2)
When t → ∞, the exponential term could be ignored. In other words, after some
time, the output becomes
r(t) ≈ kA0 (t− td) (6.3)
where kA0 is the slope of the output ramp, and td is a fixed delay td = p−10 − z−10 .
Further analysis shows that (6.3) is also true for a higher-order LTI system (as defined
by (6.1)) except for different td. Physically, td is the phase delay of the LTI system
at DC, and it can also be expressed as the equivalent time constant, which is the
sum of all time constants in the LTI system,
td =
n∑
i=0
1
pi
−
m∑
j=0
1
zj
+
r∑
k=0
1
ωkQk
(6.4)
where pi and zj are real poles and real zeroes. For each complex pole pairs 1/
(
s2+ ωl
Ql
s+ω2l
)
,
resonance frequency ωk and quality factor Qk are used to represent the time con-
stant. Particularly, if a circuit contains only one dominant pole, and its other poles
and zeroes are located very far away from the dominant one, we can approximate
its 3dB bandwidth as ω3dB ≈ t−1d . This dominant pole scenario is very common
for operational amplifiers. Furthermore, in a 2nd order low-pass system, the delay
measurement is described by the last term of (6.4), ω0Q0 ≈ t−1d . For higher order
systems, although it is difficult to obtain the exact position of each pole or zero from
one-time measurement, td is still a good signature, which lets us know whether the
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circuit is working properly by comparing measured td to its simulated value in the
design phase.
We can use (6.3) to get the DC gain A0 and the equivalent time constant td of
an LTI system.
6.2.2.1 Measure A0
As introduced in the system architecture, two comparators with different thresh-
old voltages VT1 and VT2 are purposely implemented. Fig. 6.1(b) shows the use of
these two comparators. By connecting the CUT input ramp mIN and output ramp
mOUT to the two comparators simultaneously, the delays between the trigger time de-
termines the ramp slope, tsi = ∆VLAT/k and tso = ∆VLAT/kA0, where ∆VLAT = VT2−VT1.
Hence, the DC gain is obtained
A0 =
tsi
tso
(6.5)
6.2.2.2 Measure td with offset error cancellation
td measurement is demonstrated in Fig. 6.1(c). The input and output ramp
are connected to the two comparators separately. On the one hand, due to the
DAC reference voltages, and the output swing limit and the offset voltage of the
output buffers, the input ramp may start from an arbitrary voltage level VR, which
can be expressed as x(t) = kt+ VR. The input ramp triggers the VT1 comparator at
tin = 1k (VT1 − VR). On the other hand, the CUTmay also contribute additional offset
voltage, leading to another start level VOFF for the output ramp r(t) = kA0 (t− td)+
VOFF , which triggers the VT2 comparator at tout = 1kA0 (VT2 − VOFF ) + td. We can
rewrite (6.3) to consider all offset voltages,
∆t = tout − tin = 1
k
ev + td (6.6)
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ev =
VT2 − VOFF
A0
− VT1 + VR
An error term ev is emerging, which is related to CUT’s DC gain, offset voltage, and
comparator threshold voltages, plus the objective delay td. To eliminate ev and get
the true equivalent time constant, two input ramp slopes should be used. Applying
the ramp signals of two different slopes, e.g., k and 2k, gives us ∆tk = 1kev + td and
∆t2k = 12kev + td. No matter how large is the error term ev , td can be obtained
td = 2∆t2k −∆tk (6.7)
In short, accurate DC and AC measurements can be achieved by applying a
ramp excitation and obtained by a delay measurement. The input and output ramp
slopes can be converted to time delays, and their ratio reveals a DC gain, A0 (Fig.
6.1(b)). The input-to-output ramp delay determines td, which indicates pole/zero
positions (Fig. 6.1(c)). Both measurements adopt the same comparator set with
different threshold VT1 and VT2. Moreover, both measurements are insensitive to
PVT variation. DC gain measurement relies only on the ratio of slopes rather than
individual values, while td measurement uses two different slopes to eliminate offset
error during data processing. Although measurement configuration is straightfoward
as indicated by (6.5) and (6.7), a certain procedure must be followed. LTI systems
which need to be measured should have non-zero/non-infinite DC gain. That is to
say, pure band-pass or high-pass circuits, which have zero DC gain, cannot be tested
by the proposed method.
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Figure 6.2: Schematic of the system blocks: (a) Ramp generator, (b) trigger and
multiplexer, and (c) time-to-digital convertor.
6.3 Block Circuits Design
6.3.1 Ramp Generator
The schematic of the ramp generator is demonstrated in Fig. 6.2(a). The CLK
signal drives the 6-bit counter to count up, controlling the DAC to generate a differ-
ential stair ramp. Then the stair waveform passes through a low-pass filter (LPF),
resulting in an approximate quasi-ramp signal. This quasi-ramp is slightly distorted
and introduces a linearity issue for the measurement, which will be discussed later.
To isolate the CUT load from the LPF, two-stage single-ended amplifiers are im-
plemented to buffer the quasi-ramp output. As discussed above, the offeset error
cancellation technique for td measurement requires accurate slope control. In Fig.
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6.2(a), signal SLP is added to change the clock divider’s ratio between 1 and 2, and,
thus, outputs CLK/2 for slope 2k or CLK for k. The LPF is also controlled by
SLP. LPF bandwidth will be reduced to half for slope 2k. Moreover, R-2R DAC is
adopted because of its constant output impedance R1, and thus the LPF has a fixed
bandwidth of ω3dB = 1/ [(R1 +R2)C2]. It will not change for any DAC input bits.
Besides, the mechanism of clock-driven ramp generation guarantees that the slope
error of the quasi-ramp depends on clock jitter only.
In one test cycle, the output quasi-ramp waveform changes from VREF− to VREF+
in a period of TRamp. Then, the approximate slope of the quasi-ramp signal becomes
k ≈ VSW
TRamp
= fCLKVSW
N − 1 (6.8)
where fCLK is the clock frequency, VSW is the ramp swing, and the counter output
has N steps.
6.3.2 Trigger/Multiplexer
The Trigger/Multiplexer block is designed for converting analog ramp signal
to time delay, which is presented by the rising edges of START and STOP. The
schematic of a T/M block is shown in Fig. 6.2(b). In the first multiplexer stage,
the rising ramp mIN and mOUT are routed to LAT1 or LAT2, depending on the
measurement mode. For td measurement, the output delay will be generated be-
tween mIN and mOUT , which is described by (6.6). If the input ramp slope (tsi in
(6.5)) will be measured, both LAT1 and LAT2 will accept mIN . Similarly, connect-
ing mOUT to both latches will give the slope of the CUT’s output (tso in (6.5)). In
the following stage of slope-sensitive triggers, two RS-latches play the role of voltage
comparator. They are NOR type RS latches and share the same sizes of transistors
except for N1. Thus the two latches have separate thresholds VT1 and VT2. During
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testing, the operator must first set RST=1 and tie down the ramp signal to reset the
latches. The next step is to set RST=0 and let the ramp signal climb up. When the
ramp arrives at the specific threshold voltage, it will generate a rising edge on the
output START/STOP. RS-latch is chosen because after it is triggered, its output
will not change even if the ramp voltage drops back below its threshold, avoiding
noise-induced output bit flipping. Furthermore, in the last stage, the START and
STOP signal can be swapped, which allows the TDC to measure negative delays.
6.3.3 Time-to-digital Converter
Fig. 6.2(c) illustrates the TDC block, which can generate a composite digital
word WTDC to represent the delay tTDC measured by the TDC. Considering that the
TDC has the finest time resolution δTDC , we can derive
WTDC =
⌊
tTDC
δTDC
⌋
(6.9)
The fine measurement delay line is constructed by a 24-stage ring oscillator. Each
stage has a delay of δTDC . D-latch array is implemented to latch the line status when
receiving the delay stop signal, which is propagated by a clock tree. The last bit of the
delay line is also fed into a 9-bit synchronous counter for coarse measurement. Finally,
TDC<0:23> is the thermometer code of the delay line, while CT<0:8> is the code of
the counter. WTDC can be obtained by combining these two codes, and, thus, it allows
the TDC to operate in a wide time range. In addition, a 3-stage resettable D-flipflop
chain is adopted to calibrate δTDC . During the calibration procedure (CAL=1), all
D-flipflops are reset, and then CLK will drive logic 1 propagating along the chain.
TDC is activated at the second clock edge and disabled at the third. One clock cycle
is measured and its output WTDC indicates δTDC ≈ (WTDC · fCLK)−1.
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6.4 Measurement Analysis
6.4.1 Quantization Error
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Figure 6.3: Measurement analysis: (a) Measure DC gain, kδTDC = 50 µV, sweep
∆VLAT , (b) measure DC gain, ∆VLAT = 10 mV, sweep kδTDC , (c) ramp-slope-induced
error in a 1-pole system.
Quantization procedure will affect the measurement accuracy. For DC gain mea-
surement, tsi and tso in (6.5) are quantized by (6.9). Thus, the DC gain measured
by TDC can be written as
AM =
WTDC,ti
WTDC,to
=
⌊
∆VLAT
kδTDC
⌋
⌊
∆VLAT
kA0δTDC
⌋ (6.10)
Fig. 6.3(a) shows the measured AM for different ∆VLAT , while Fig. 6.3(b) illustrates
the impact of kδTDC . Increasing ∆VLAT or decreasing kδTDC (to achieve a lower
input ramp slope or higher TDC resolution) can help improve the measurement
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precision. For instance, assume ∆VLAT = 10 mV and kδTDC = 15 µV, the error of
the measured DC gain is less than 0.6% in dB (for AM<20 dB). Quantization error
can also limit the range of td measurement. As td is directly quantized by TDC,
its resolution is indeed TDC’s resolution δTDC . Assume a TDC with δTDC = 40 ps
and let td = δTDC . We can find a maximum of 50% measurement error for a 1-pole
system with bandwidth around 1/2piδTDC ≈ 3.98 GHz.
6.4.2 Exponential-term-induced Error
This section presents an analog test challenge where the test had to be finished in
a given time. Hence, a limited TRamp was selected. As a result, the excitation ramp
became too fast for poles/zeroes located at low frequencies because the exponential
terms in (6.3) cannot be neglected. Consider a normalized 1-pole system (z0 = ∞
and A0 = 1 for (6.2)), the actual delay measured is 1p0 − 1p0 e−p0t, where the pole is
equal to the 3dB bandwidth, p0 = ω3dB . If we assume VT1 = VT2 = 12VSW , the
additional error delay induced by the exponential term is expressed as
∆td,slope =
∣∣∣e− 12ω3dBTRamp∣∣∣ (6.11)
Fig. 6.3(c) shows that, in a 1-pole system with bandwidth ω3dB, factor ω3dBTRamp =
9.22 can produce 1% error delay. This criteria will become more stricter in real circuit
because of following reasons. The comparators in the T/M block are purposely
designed with different threshold voltages, causing different exponential terms for
tout and tin in (6.6). A more complicated LTI system has more poles and zeroes,
and thus add more exponential terms into (6.11). Positive DC gain will also amplify
the exponential terms. Hence, Tramp > 9.22/ω3dB is required for the lowest bandwidth
ω3dB to be measured.
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6.4.3 Linearity Analysis
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Figure 6.4: Measurement analysis: (a) Nonlinearity-induced error sources, (b)
periodic-ripple-induced error delay, (c) settling/relaxation-time-induced error delay.
In the ramp generator, the output is, in fact, a non-linear quasi-ramp as its shape
is slightly different from an ideal ramp. This nonlinearity has two aspects, periodic
nonlinearity and settling/relaxation nonlinearity. As illustrated in Fig. 6.4(a), the
quasi-ramp exhibits a settling/relaxation time near the start/end ramp corner due to
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the LPF’s characteristic. And the “ripple” on the ramp introduces additonal periodic
nonlinearity. This “ripple” is constructed by the original staircase waveform’s high
order harmonics, which are not fully suppressed by the LPF. For simplicity, we
assume that the dominant pole frequency of CUT is much higher than the LPF
bandwidth and A0 = 1, VOFF = VR = 0. As a result, the output waveform will
exactly follow the input quasi-ramp, with some time shift. Thus the analysis will
focus on the error occuring on the quasi-ramp itself.
In the detailed “ripple” plot of Fig. 6.4(a), the distorted waveform crosses thresh-
old voltages at different time points compared to an ideal ramp, resulting in an extra
error delay ∆1 for VT1 and ∆2 for VT2. Fig. 6.4(b) shows the plot of the normalized
error delay fCLK · ∆max vs. frequency ratio K for N = 64. ∆max is the maximum
possible periodic-ripple-induced error delay max |∆2 −∆1|; fCLK is the ramp gener-
ator’s clock frequency, and f3dB,LPF is the LPF’s bandwidth frequency. Frequency
ratio K is defined as fCLK/f3dB,LPF . When K ≈ 78.6, ∆max is 1% of the clock period.
Therefore, to reduce the error delay, increasing the clock frequency or reducing the
LPF bandwidth are efficient.
Another source of the nonlinearity comes from the settling/relaxation procedure.
As demonstrated in Fig. 6.4(a), if we draw a line with slope k, making it cross
the intersection point of VT1 and the quasi-ramp, the time difference between the
extended line and the output ramp at threshold VT2 is ∆′. ∆′ will become larger
if either VT1 or VT2 is close to the lower or upper bound of the ramp swing where
the quasi-ramp has not fully settled or has started relaxing. Decreasing ∆VLAT and
placing VT1 and VT2 close to the middle of the ramp swing could help to reduce ∆′.
On the other hand, the LPF bandwidth cannot be set too low as this will prolong
the settling/relaxation time. Assuming VT1 is 0.5 V, N = 64 with sweeping ∆VLAT
and frequency ratio K, normalized error delays are obtained in Fig. 6.4(c).
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To sum up, the total nonlinearity-induced error delay can be expressed as
δdistort = ∆2 −∆1 + ∆′ (6.12)
This error is added each time when the delay is measured. In order to reduce the
impact of quasi-ramp nonlinearity. A trade-off should be made on LPF’s bandwidth
and ∆VLAT . Values of VT1 and VT2 should be carefully tuned for VT2 > VT1 > 0.5VSW .
And K should be chosen between 0.5N and N to optimize δdistort.
6.5 Experimental Results
The proposed circuit is fabricated in 65 nm standard CMOS technology. As
shown in Fig. 6.5(a), the ramp generator only occupies 125 µm × 115 µm, and the
TDC occupies about 150 µm × 80 µm, compared to a 340 µm × 300 µm 2nd order
reconfigurable active biquad with programmable RC bank.
The biquad is first reconfigured as a 1st order low pass active filter. td measure-
ment is performed with 48 MHz input clock frequency. 36 different RC combinations
are measured, and the delay results are interpreted according to the filter’s band-
width frequency f3dB. As shown in Fig. 6.5(b), f3dB points measured by the proposed
technique are close to the frequencies measured by the oscilloscope. Measurement
precision is higher for low 3dB frequency, achieving 7.8% average error. We can also
observe the error on the lowest two frequency points in Fig. 6.5(b) due to the fast
ramp (as defined by (6.11)).
DC gain measurement is also tested. The biquad is configured as a programmable
gain amplifier (PGA). The DC gain results measured by an oscilloscope and by the
proposed technique are compared in Fig. 6.5(c). The maximum measured gain error
is 0.42 dB.
Furthermore, the programmable biquad is turned to a 2nd order low pass active-
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Figure 6.5: Experimental result: (a) Photo diagram of the chip die, (b) f3dB mea-
surement results of a 1st order low-pass active filter, (c) DC gain measurement results
of an inverting amplifier, and (d) quality factor measurement results of a 2nd order
low-pass filter.
RC filter for obtaining the quality factor (Q) based on the td measurement. The
active-RC filter is set to a desired Q value by changing internal resistor ratio. Firstly,
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we set desired Q to 1 and do a td measurement to obtain the filter’s bandwidth
ω0. Then, we set different resistor ratios and measure new td. Q can be obtained,
according to ω0Q = 1td in (6.4). The measurement results are summarized in Fig.
6.5(d), and using the proposed technique achieves a maximum difference ∆Q = 0.12
between the desired and measured quality factor values.
6.6 Conclusions
A low-overhead analog BIST technique with fully degital I/O is proposed in
this section. Ramp response is deployed instead of traditional frequency-sweep ap-
proach. AC performance was obtained from input-to-output delay, and DC gain
was collected by measuring the slope-related delays. Generic measurement methods
enabled AD/DC testing for different on-chip analog LTI blocks with a single tester
architecture, which consists of a clock-driven ramp generator and a TDC. Moreover,
with an error cancellation technique in data processing, the BIST method is insen-
sitive to the PVT variation by applying basic algebra. In addition, the TDC block
can further adopt digital BIST, as it is constructed by logic gates only. The ramp
generator’s output can also be measured during the DC gain test, which indicates
the correctness of the analog parts in the tester itself. In other words, the proposed
approach is fully self-testable. The proposed BIST approach is an multi-functional,
robust and economic solution for analog on-chip testing in future mixed-signal IC
systems.
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7. CONCLUSIONS AND FUTURE WORKS
7.1 Conclusions
This dissertation proposes concepts to achieve a fully integrated in-situ design
validation and optimization hardware for analog circuits.
Section 2 implements a digital multi-dimensional optimization engine to adap-
tively adjust analog circuit components in order to achieve a desired performance.
The proposed self-validation circuit synthesizes a sinusoidal waveform to stimulate
the target analog circuit, and its response is quantized by a 10-bit low power SAR
ADC. Measurement data is processed digitally to evaluate the error between the
measured and the desired performance. The optimization engine further changes
multiple design variables simultaneously to find a solution with minimum error. An
instability detection feature is adopted to make the analog circuit insensitive to
PVT variations and work as expected even under extreme conditions. To verify this
method, a 2nd/4th active-RC BPF with variable-GBW amplifiers and programmable
RC constants as well as a 2nd order Gm-C band-pass biquad with programmable
transconductance are applied as study cases. This method is ideal for use in our study
cases because of its ability to reduce power consumption by a factor of 4 from the
conventional design specs, while meeting most of the original specifications. This
self-contained system, which integrates all analog and digital blocks on-chip, was
fabricated using 180 nm standard CMOS technology, occupying a 0.4 mm2 silicon
area.
The excitation sinusoidal signal synthesizer of Section 2 is elaborated in Section 3.
The proposed synthesizer utilizes 50% duty cycle and differential-mode circuitry to
eliminate the even order harmonics, and it also implements a 5-phase 3-amplitude
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harmonic cancellation technique to suppress the 3rd, 5th, 7th, and 9th order har-
monics. The compact system architecture consists of a 12-phase ring oscillator, a
weighted resistor summing network, and an RC output filter. Phase shifters are
adopted in the ring oscillator to enable the control of an external harmonic cancella-
tion optimization algorithm. The proposed application of the optimization algorithm
compensates the errors in the circuit and further improves the linearity of the output
waveforms. This synthesizer is fabricated in 180 nm standard CMOS technology, oc-
cupies a 0.08 mm2 silicon area and achieves the spur-free dynamic range (SFDR) of
59 to 70 dBc from 150 to 850 MHz after the optimization procedure. It can operate
from a 1 to 1.8 V supply voltage and achieve a power consumption from 9.11 to 57
mW.
To extend the application of the sine-wave synthesizer proposed in Section 3 to
two-tone linearity test, a low-distortion current-steering two-tone sinusoidal signal
synthesizer based on a mixing-FIR architecture is proposed in the Section 4. The
proposed robust synthesizer adopts only digital blocks. It implements a two-stage
cascade FIR harmonic cancellation technique that generates a single tone quasi-
sinusoidal waveform and suppress the harmonics up to the 23rd order. The single
tone signal is further up-converted to the desired LO frequency band, thus producing
the desired two-tone sinusoidal signals. The proposed synthesizer is fabricated in 130
nm standard CMOS technology, occupying a 0.056 mm2 silicon area. Measurement
shows better than -68 dBc IM3 below 480 MHz LO frequency without calibration.
For the LO frequency < 76.8 MHz and the two tone difference < 2 MHz, an IM3
less than -75 dBc can be achieved. The imbalance between the two tone amplitudes
is measured < 0.1 dB across the whole frequency range.
An on-chip RF receiver linearity built-in test methodology for hybrid baseband
chain is proposed in Section 5. It’s one step towards the fully on-chip optimization
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of analog circuits. The proposed baseband chain consists of a continuous-time (CT)
lowpass filter and a discrete-time (DT) finite impulse response (FIR) filter with a
compacted two-stage 3-tap harmonic cancellation (HC-32) architecture to achieve
notching at specific programmable frequency points. To measure the chain linearity
before the DT filter, two-tone test signals are injected and the residue power after the
DT filter is measured by a power detector. By changing the sampling frequency, the
DT filter can switch between the normal operation mode, which allows the two test
tones to pass through, or the tone suppression mode, which notches the two test tones
and exposes the IM3 tone power. A comparison between the power measured in the
proposed two modes reveals the chain linearity performance. One single path of the
proposed receiver baseband chain is fabricated in 130 nm standard CMOS technology,
occupying a 0.146 mm2 silicon area. Measurement results shows a suppression of 40
dB on the test tone power, and the proposed on-chip linearity test can be conducted
with the proposed technique.
Furthermore, Section 6 proposed a low cost built-in analog tester with fully digital
input/output for linear-time-invariant (LTI) analog blocks. A single tester architec-
ture is implemented, which consists of a DAC-based ramp generator and a ring-
oscillator time-to-digital converter. This implementation allows full characterization
of AC response and DC gain for passive or active LTI blocks. This measurement
procedure is insensitive to PVT variation due to its ability to apply an error cancel-
lation technique during data processing. The excitation and measurement circuits
are fabricated in 65 nm standard CMOS process and occupies 0.026 mm2 area.
211
1 3 5 7 9 11 … Harmonic
Am
pl
itu
de
 
(dB
)
TH1
TH2
Figure 7.1: Expected spectrum of enforcing an arbitrarily selected harmonic.
7.2 Future Works
7.2.1 Strengthen or cancel arbitrary harmonic(s)
As introduced in Section 3.2.2.2, [76] demonstrated a digital harmonic synthesis
block (DHSB) that added multiple shifted square-wave clocks to enforce a selected
harmonic via the manipulation of the phase shift (i-th clock is shifted by θi). The
objective is to find a group of phase shifts ~θ = {θ1, θ2, . . . , θM}, where M is the total
number of shifted clocks, to achieve the best cancellation. One expected example is
illustrated in Fig. 7.1. The amplitude of the selected fifth order harmonic is higher
than a threshold TH2, while the amplitudes of the other harmonics are lower than
TH1. There’s no easy way to solve such a problem. Even in [76], the unwanted
harmonics near the selected harmonic are still high. However, [76] only manipulated
~θ, we can further use different amplitude sizing factor ~α = {α1, α2, . . . , αM} to
elaborate the original design, although this makes the problem more complicated.
An optimization method can be used to solve this problem. At the very beginning,
a cost function should be defined to describe the expected outcome shown in Fig. 7.1.
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One possible definition is
Fcost,k(~α, ~θ) =

Dk − TH1 Dk > TH1 and k is not selected,
TH2−Dk Dk < TH2 and k is selected,
0 otherwise
(7.1)
Fcost(~α, ~θ) =
M∑
k=1
Fcost,k(~α, ~θ) (7.2)
where Dk is the amplitude of the k-th order harmonic obtained in (3.6). Obviously,
when the expected spectrum is achieved, we have Fcost(~α, ~θ) = 0. Moreover, only
limited number of factors can be used for αi and θi in order to allow the hardware
implementation. αi is limited to a set (Λ) of integer numbers (e.g. Λ = {2, 3, 4}).
And θi is only allowed among slices of 2pi with a step of 2piN , where N is an integer
number. These slices construct a set Θ = { 1
N
· 2pi, 2
N
· 2pi, . . . N
N
· 2pi, }. It should
be noted that, M and N are also parameters to be optimized. The optimization
problem is defined as
minimize Fcost(~α, ~θ)
s.t. αi ∈ Λ
θi ∈ Θ
Mmin < M ≤Mmax
0 < N ≤ Nmax (7.3)
where Mmin and Mmax are limited by the architecture (i.e. current mirror, resistor
array, etc.) and the corresponding matching tolerance (i.e. for a resistor array,
achieving 1:2 is easy, but 10001:10002 is too accurate to be implemented), and Nmax
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is also restricted by the architecture (i.e. divider, delay line, etc.) and the timing
resolution.
Solving the optimization problem defined in (7.3) and building a hardware im-
plementation is still a challenge for the future work.
7.2.2 Improve the notching of HC-32 DTF
To improve the precision of the IP3 measurement proposed in Section 5, the
notching depth at the test tone frequencies should be improved. As analyzed in
Section 3.4, the effect of the harmonic cancellation is limited by the amplitude mis-
matches, which is the mismatches of the capacitance values in the proposed HC-32
DTF, and the clock phase mismatches. On the one hand, capacitance value mis-
matches can be reduced via larger capacitors and refined layout patterns. Increasing
the area of every unit capacitor can help reduce the mismatches. However, larger
area will result in longer wires for clock signals, inducing more clock phase errors.
Trade-off should be made between the capacitor sizes and the clock wire lengths.
The layout of the capacitor array can also be improved. Instead of drawing the
common-centroid layout for one phase group, which is illustrated in Fig. 5.16, the
cancellation will benefit from further splitting the unit capacitor and accommodating
them in a fully common-centroid layout pattern for all phase groups. On the other
hand, to reduce the clock phase mismatches, adjustable delays (such as the variable
capacitor array shown in Fig. 3.13) can be applied to all clock signal paths. Set the
HC-32 DTF in the suppression mode and excite the DTF using two test tones with
medium or low power (to avoid strong IM3 tone generation). In this scheme, the
power detector can be used to evaluate the test tone suppression, in other words, the
depth of the notching. Define the measured output power as the cost function F (v).
Then, similar to the optimization problem introduced in Section 3, we can adjust
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the delays to obtain the minimum F (v), which means the DTF achieves the deepest
suppression at the notching frequencies.
7.2.3 Time-domain measurement of LTI system with multiple poles and
zeros
One drawback of the LTI system measurement methodology proposed in Sec-
tion 6 is that multiple poles and zeros cannot be distinguished in one measurement,
because the measured delay td is the sum of all time constants in the LTI system,
which is defined by (6.4). A possible work around method is to carry out multiple
measurements with the movement of poles and zeros. For instance, an LTI system
has two poles, p1 and p2, and it can also move p2 to 2p2. In this case, we can do two
measurements with p2 and 2p2 respectively. The two time delays obtained are
td1 =
1
p1
+ 1
p2
(7.4)
td2 =
1
p1
+ 12p2
(7.5)
Solve the equation, we can get
p1 =
1
2td2 − td1 (7.6)
p2 =
1
2(td1 − td2) (7.7)
More measurements can be made to obtain more pole and zero locations, following
the same rule.
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